A 65-nm pulsed latch with a single clocked transistor
暂无分享,去创建一个
[1] James Tschanz,et al. Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED '01.
[2] David Harris,et al. Skew-Tolerant Circuit Design , 2000 .
[3] S. Hsu,et al. A 110 GOPS/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS , 2005, IEEE Journal of Solid-State Circuits.
[4] S. Liu,et al. Modeling well edge proximity effect on highly-scaled MOSFETs , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..
[5] K.A. Jenkins,et al. A clock distribution network for microprocessors , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).
[6] Xuemei Xi,et al. A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[7] David F. Heidel,et al. A Pulsed Low-Voltage Swing Latch for Reduced Power Dissipation in High-Frequency Microprocessors , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.
[8] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[9] Christer Svensson,et al. New single-clock CMOS latches and flipflops with improved speed and power savings , 1997 .