A Novel Approach to Test Generation for VLSI