We propose in this paper a massively parallel machine dedicated to image synthesis by discrete ray tracing techniques. This machine is a four-stage pipeline, the last stage being a bidimensional cellular array with one cell per pixel. Two main phases describe its behaviour: · Loading into the cellular array of the objects of the scene to be displayed, after having been transformed into sets of planar polygons, and then into voxels. · Cellular ray tracing over the fully distributed scene.
The first phase allows us to see this machine as a massively parallel (not realistic) rendering unit: at the end of the loading phase: objects are fully identified pixel per pixel in the cellular array. Then, we have only to display the computed visual features (by means of Gouraud or Phong-like incremental methods during the loading phase).
The second phase increases the image quality by executing the ray tracing algorithm in a very special way, i.e., completely distributed all over the many cells of the array. In that phase, objects are seen as split into voxels into a virtual 3D memory space. The machine is an attempt to bring a dramatic answer to the problem of performance, taking into account not only the computational power required for image synthesis by using a massive parallelism, but also the realization costs by using very regular structures, which make it a VLSI-oriented architecture.
[1]
Michel Meriaux,et al.
A cellular architecture for image synthesis
,
1984
.
[2]
Franklin T. Luk,et al.
SLAPP: A Systolic Linear Algebra Parallel Processor
,
1987,
Computer.
[3]
John Amanatides,et al.
A Fast Voxel Traversal Algorithm for Ray Tracing
,
1987,
Eurographics.
[4]
Brian Wyvill,et al.
Multiprocessor Ray Tracing
,
1986,
Comput. Graph. Forum.
[5]
Takayuki Tanaka,et al.
ARTS: Accelerated Ray-Tracing System
,
1986,
IEEE Computer Graphics and Applications.
[6]
Neil Hunt,et al.
The triangle processor and normal vector shader: a VLSI system for high performance graphics
,
1988,
SIGGRAPH.
[7]
Wolfgang Strasser,et al.
Advances in Computer Graphics Hardware IV
,
1991,
Eurographic Seminars.
[8]
Jenq-Neng Hwang,et al.
Wavefront Array Processors-Concept to Implementation
,
1987,
Computer.
[9]
Henry Fuchs,et al.
Pixel-Planes 4: A Summary
,
1987,
Advances in Computer Graphics Hardware.