Architectures and Circuits for Software-Defined Radios: Scaling and Scalability for Low Cost and Low Energy

Energy scalable architectures and circuits for SDRs are proposed, for both a reconfigurable RF front-end and a heterogeneous multiprocessor SoC in a baseband platform. A performance/energy manager dynamically exploits the energy scalability and the dynamics in application requirements and propagation environment, realizing low-power operation. For the transmitter, the energy-scalability is translated to an average system-level energy-efficiency improvement of up to 40%.

[1]  Gerd Vandersteen,et al.  Energy-scalable OFDM transmitter design and control , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[2]  Andrea Baschirotto,et al.  A Fully Reconfigurable Software-Defined Radio Transceiver in 0.13μm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  W. Dehaene,et al.  A small granular controlled leakage reduction system for SRAMs , 2005 .

[4]  Hua Wang,et al.  Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Anantha Chandrakasan,et al.  Energy scalable system design , 2002, IEEE Trans. Very Large Scale Integr. Syst..