Small-Size Low-Cost Wideband Continuous-Time Linear Passive Equalizer With an Embedded Cavity Structure on a High-Speed Digital Channel

This paper proposes a wideband continuous-time passive equalizer with an embedded cavity structure that is more compact in size and enables lower-cost processing than conventional technologies. The proposed passive equalizer is composed of a lumped resistor and capacitance in a cavity structure generated by a parasitic channel parasitic component, such as a package ball pad. This equalizer design in which the capacitance is embedded in the cavity structure offers the advantages of reducing the additional occupied printed circuit board (PCB) area and of enabling a small-sized equalizer with a large capacitance for application in high-density systems. For a 40-cm transmission line on PCB with a data rate of 12.5 Gb/s, the measured eye diagram is successfully demonstrated and the eye opening significantly improved to 81.1 mV, with a timing jitter of 28.7 ps.

[1]  Joungho Kim,et al.  Packaging a 40-Gbps serial link using a wire-bonded plastic ball grid array , 2006, IEEE Design & Test of Computers.

[2]  J.F. Buckwalter,et al.  Predicting Microwave Digital Signal Integrity , 2009, IEEE Transactions on Advanced Packaging.

[3]  Joungho Kim,et al.  A Wide-Band Passive Equalizer Design on PCB Based on Near-End Crosstalk and Reflections for 12.5 Gbps Serial Data Transmission , 2008, IEEE Microwave and Wireless Components Letters.

[4]  Jaemin Kim,et al.  Modeling and Measurement of Interlevel Electromagnetic Coupling and Fringing Effect in a Hierarchical Power Distribution Network Using Segmentation Method With Resonant Cavity Model , 2008, IEEE Transactions on Advanced Packaging.

[5]  Jin Liu,et al.  Equalization in high-speed communication systems , 2004 .

[6]  Joungho Kim,et al.  A Compact and Wide-Band Passive Equalizer Design Using a Stub With Defected Ground Structure for High Speed Data Transmission , 2010, IEEE Microwave and Wireless Components Letters.

[7]  W.T. Beyene,et al.  Controlled Intersymbol Interference Design Techniques of Conventional Interconnect Systems for Data Rates Beyond 20 Gbps , 2008, IEEE Transactions on Advanced Packaging.

[8]  Wei-Da Guo,et al.  Reflection Enhanced Compensation of Lossy Traces for Best Eye-Diagram Improvement Using High-Impedance Mismatch , 2008, IEEE Transactions on Advanced Packaging.

[9]  Ki Jin Han,et al.  Eye-Pattern Design for High-Speed Differential Links Using Extended Passive Equalization , 2008, IEEE Transactions on Advanced Packaging.

[10]  Mark Horowitz,et al.  High-speed electrical signaling: overview and limitations , 1998, IEEE Micro.

[11]  Kaushik Roy,et al.  An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.