Design of a low-voltage op-amp-less ASDM to linearise VCO-ADC

A very simple asynchronous sigma delta modulator design for linearisation of VCO ADC's is presented. The circuit only consists of a passive feedback filter and a Schmitt Trigger. By proper sizing, the non-linearity error can be reduced to well below 0.12% for input signals that go almost rail-to-rail. The design has been manufactured in the low power version of TSMC 65 nm technology and was measured at a 1 V power supply.

[1]  Luis Hernandez,et al.  VCO-based sigma delta modulator with PWM precoding , 2011 .

[2]  Jili Zhang,et al.  A Low-Power VCO based ADC with asynchronous sigma-delta modulator in 65nm CMOS , 2015, The 20th Asia and South Pacific Design Automation Conference.

[3]  Pieter Rombouts,et al.  Analyzing distortion in ASDMs with loop delay , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Pieter Rombouts,et al.  True high-order VCO-based ADC , 2015 .

[5]  Pieter Rombouts,et al.  Highly linear VCO for use in VCO-ADCs , 2016 .

[6]  Jaewook Kim,et al.  Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Sameer R. Sonkusale,et al.  A 0.25-V 28-nW 58-dB Dynamic Range Asynchronous Delta Sigma Modulator in 130-nm Digital CMOS Process , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.