Emerging Computing Devices: Challenges and Opportunities for Test and Reliability*

The paper addresses some of the opportunities and challenges related to test and reliability of three major emerging computing paradigms; i.e., Quantum Computing, Computing engines based on Deep Neural Networks for AI, and Approximate Computing (AxC). We present a quantum accelerator showing that it can be done even without the presence of very good qubits. Then, we present Dependability for Artificial Intelligence (AI) oriented Hardware. Indeed, AI applications shown relevant resilience properties to faults, meaning that the testing strongly depends on the application behavior rather than on the hardware structure. We will cover AI hardware design issues due to manufacturing defects, aging faults, and soft errors. Finally, We present the use of AxC to reduce the cost of hardening a digital circuit without impacting its reliability. In other words how to go beyond usual modular redundancy scheme.

[1]  Pietro Perona,et al.  Microsoft COCO: Common Objects in Context , 2014, ECCV.

[2]  Arighna Deb,et al.  Detailed Fault Model for Physical Quantum Circuits , 2019, 2019 IEEE 28th Asian Test Symposium (ATS).

[3]  M. M. Savchuk,et al.  Quantum Computing: Survey and Analysis , 2019, Cybernetics and Systems Analysis.

[4]  Robert E. Lyons,et al.  The Use of Triple-Modular Redundancy to Improve Computer Reliability , 1962, IBM J. Res. Dev..

[5]  Abdus Sami Hassan,et al.  Approximate Triple Modular Redundancy: A Survey , 2020, IEEE Access.

[6]  Muhammad Shafique,et al.  Hardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead , 2020, IEEE Access.

[7]  Kaushik Roy,et al.  NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution? , 2008, 2008 Asia and South Pacific Design Automation Conference.

[8]  Muhammad Shafique,et al.  Robust Machine Learning Systems: Reliability and Security for Deep Neural Networks , 2018, 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS).

[9]  Kartheek Rangineni,et al.  ThUnderVolt: Enabling Aggressive Voltage Underscaling and Timing Error Resilience for Energy Efficient Deep Learning Accelerators , 2018, Design Automation Conference.

[10]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[11]  Gert Cauwenberghs,et al.  Memristor for computing: Myth or reality? , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[12]  Jeff Zhang,et al.  Analyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator , 2018, 2018 IEEE 36th VLSI Test Symposium (VTS).

[13]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[15]  A. Virazel,et al.  QAMR: an Approximation-Based Fully Reliable TMR Alternative for Area Overhead Reduction , 2020, 2020 IEEE European Test Symposium (ETS).

[16]  Russell Tessier,et al.  Multicore soft error rate stabilization using adaptive dual modular redundancy , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[17]  B. L. Bhuva,et al.  Reliability-Aware Synthesis of Combinational Logic With Minimal Performance Penalty , 2013, IEEE Transactions on Nuclear Science.

[18]  Zitao Chen,et al.  Ranger: Boosting Error Resilience of Deep Neural Networks through Range Restriction , 2020, ArXiv.

[19]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[20]  Vivienne Sze,et al.  Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices , 2018, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[21]  Vivienne Sze,et al.  Efficient Processing of Deep Neural Networks: A Tutorial and Survey , 2017, Proceedings of the IEEE.

[22]  Muhammad Abdullah Hanif,et al.  FT-ClipAct: Resilience Analysis of Deep Neural Networks and Improving their Fault Tolerance using Clipped Activation , 2019, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[23]  Said Hamdioui,et al.  Testing Computation-in-Memory Architectures Based on Emerging Memories , 2019, 2019 IEEE International Test Conference (ITC).

[24]  Qiang Xu,et al.  Approximate Computing: A Survey , 2016, IEEE Design & Test.

[25]  Sparsh Mittal,et al.  A Survey of Techniques for Approximate Computing , 2016, ACM Comput. Surv..

[26]  Muhammad Shafique,et al.  DNN-Life: An Energy-Efficient Aging Mitigation Framework for Improving the Lifetime of On-Chip Weight Memories in Deep Neural Network Hardware Architectures , 2021, 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[27]  Erik Jan Marinissen,et al.  Characterization, Modeling and Test of Synthetic Anti-Ferromagnet Flip Defect in STT-MRAMs , 2020, 2020 IEEE International Test Conference (ITC).

[28]  Muhammad Shafique,et al.  Exploiting program-level masking and error propagation for constrained reliability optimization , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[29]  Muhammad Shafique,et al.  SalvageDNN: salvaging deep neural network accelerators with permanent faults through saliency-driven fault-aware mapping , 2019, Philosophical Transactions of the Royal Society A.

[30]  Henk Corporaal,et al.  Memristor based computation-in-memory architecture for data-intensive applications , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[31]  Ian O'Connor,et al.  Rebooting Computing: The Challenges for Test and Reliability , 2019, 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[32]  John P. Hayes,et al.  Testing for missing-gate faults in reversible circuits , 2004, 13th Asian Test Symposium.

[33]  Guigang Zhang,et al.  Deep Learning , 2016, Int. J. Semantic Comput..