Whitespace-aware TSV arrangement in 3D clock tree synthesis

Through-silicon via (TSV) could provide vertical connections between different dies in three-dimensional integrated circuits (3D ICs), but the significant silicon area occupied by TSVs may bring great challenge to designers in 3D clock tree synthesis (CTS) because only few whitespace blocks can be used for clock TSVs after floorplan and placement. Unlike most of the published previous works that ignore whitespace, this paper for the first time proposes a whitespace-aware TSV arrangement algorithm in 3D CTS. The algorithm consists of three stages: sink pre-clustering, whitespace-aware three-dimensional method of means and medians (3D-MMM) topology generation and deferred-merge embedding (DME) merging segment reconstruction. We also present a TSV whitespace-aware 3D CTS flow. Experiment results show that our proposed algorithm is more practical and efficient, the average skew and power can be reduced by 49.2% and 1.9% respectively, compared to the traditional 3D-MMM based CTS method with TSV moving adjustment.

[1]  Ting-Chi Wang,et al.  Through-Silicon Via Planning in 3-D Floorplanning , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Hsien-Hsin S. Lee,et al.  Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Yao-Wen Chang,et al.  TSV-aware analytical placement for 3D IC designs , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[4]  Sung Kyu Lim,et al.  Through-silicon-via management during 3D physical design: When to add and how many? , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[5]  Taewhan Kim,et al.  Clock tree embedding for 3D ICs , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[6]  Jan-Ming Ho,et al.  Zero skew clock routing with minimum wirelength , 1992 .

[7]  Xin Zhao,et al.  Through-silicon-via-induced obstacle-aware clock tree synthesis for 3D ICs , 2012, 17th Asia and South Pacific Design Automation Conference.

[8]  TingTing Hwang,et al.  Clock tree synthesis with methodology of re-use in 3D IC , 2012, DAC '12.

[9]  Xin Zhao,et al.  Low-Power and Reliable Clock Network Design for Through-Silicon Via (TSV) Based 3D ICs , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[10]  Xin Zhao,et al.  Buffered clock tree synthesis for 3D ICs under thermal variations , 2008, 2008 Asia and South Pacific Design Automation Conference.

[11]  Yuan Xie,et al.  Design space exploration for 3D architectures , 2006, JETC.

[12]  E. Kuh,et al.  Clock routing for high-performance ICs , 1990, 27th ACM/IEEE Design Automation Conference.