Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits

This paper presents a new method to automatically generate hierarchical placement rules, which are crucial for a successful analog placement. The method is based on a novel symmetry computation method, introducing the structural signal flow graph. Five types of proximity, matching and symmetry constraints are determined. According to the priority of the constraint types, a constraint requirement graph and a hierarchical partitioning of the circuit into matching, proximity and symmetry groups is then automatically computed. Based on experimental results with a state-of-the-art placement tool, we show that the new approach generates more placement rules and can lead to better circuit performance and parametric yield according to post-layout simulation.

[1]  Yibo Wang,et al.  Symmetry constraint based on mismatch analysis for analog layout in SOI technology , 2008, 2008 Asia and South Pacific Design Automation Conference.

[2]  Sheqin Dong,et al.  Automated analog circuits symmetrical layout constraint extraction by partition , 2003, ASICON 2003.

[3]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Georges Gielen,et al.  Symbolic analysis for automated design of analog integrated circuits , 1991, The Kluwer international series in engineering and computer science.

[5]  Yao-Wen Chang,et al.  Thermal-driven analog placement considering device matching , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[6]  Robert C. Kohberger,et al.  Cluster Analysis (3rd ed.) , 1994 .

[7]  John M. Cohn.  Analog Device-Level Layout Automation , 1994 .

[8]  Ulf Schlichtmann,et al.  Automatic generation of hierarchical placement rules for analog integrated circuits , 2010, ISPD '10.

[9]  Rob A. Rutenbar.  Analog layout synthesis: what's missing? , 2010, ISPD '10.

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  B. J. Sheu,et al.  Generalised approach to automatic custom layout of analogue ICs , 1992 .

[12]  Ulf Schlichtmann,et al.  Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[13]  O. E. Herrmann,et al.  Modeling symmetry in analog electronic circuits , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[14]  P. Malcovati,et al.  40 MHz IF 1 MHz Bandwidth Two-Path Bandpass ΣΔ Modulator With 72 dB DR Consuming 16 mW , 2008, IEEE Journal of Solid-State Circuits.

[15]  Sheqin Dong,et al.  Analog constraints extraction based on the signal flow analysis , 2005, 2005 6th International Conference on ASIC.

[16]  A. Hastings.  The Art of Analog Layout , 2000 .

[17]  Bogdan G. Arsintescu,et al.  A method for analog circuits visualization , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[18]  Yao-Wen Chang,et al.  Analog Placement Based on Symmetry-Island Formulation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  J. Fisher,et al.  A Highly Linear CMOS Buffer Amplifier , 1987, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[20]  P. Sopp.  Cluster analysis. , 1996, Veterinary immunology and immunopathology.

[21]  Samuel J. Mason,et al.  Feedback Theory-Some Properties of Signal Flow Graphs , 1953, Proceedings of the IRE.

[22]  C.-J. Richard Shi,et al.  Hierarchical extraction and verification of symmetry constraints for analog layout automation , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[23]  Carl Ebeling,et al.  SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm , 1993, 30th ACM/IEEE Design Automation Conference.

[24]  Ulf Schlichtmann,et al.  The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[26]  Alberto L. Sangiovanni-Vincentelli,et al.  Generalized constraint generation for analog circuit design , 1993, ICCAD.

[27]  Jens Lienig,et al.  Constraint-driven design: the next step towards analog design automation , 2009, ISPD '09.

[28]  Barrie Gilbert.  Topics in IC Layout for Manufacture , 2002 .