A 10Gb/s data-dependent jitter equalizer

An equalization circuit is presented that reduces data-dependent jitter by aligning data transition deviations. This paper presents an analytic solution to data-dependent jitter and demonstrates its impact on the phase noise of the recovered clock. A data-dependent jitter equalizer is presented that compensates for impairment of the channel and lowers the phase noise of the recovered clock. The circuit is implemented in a SiGe BiCMOS process and operates at 10 Gb/s. It suppresses phase noise resulting from data-dependent jitter by 10 dB.

[1]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[2]  C. Hogge.  A self correcting clock recovery curcuit , 1985, Journal of Lightwave Technology.

[3]  Ali Hajimiri,et al.  Predicting data-dependent jitter , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Chih-Kong Ken Yang,et al.  Jitter optimization based on phase-locked loop design parameters , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  A. Hajimiri,et al.  Noise in phase-locked loops , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[6]  Behzad Razavi.  A Versatile Clock Recovery Architecture and Monolithic Implementation , 1996 .

[7]  A. Hajimiri,et al.  Data-dependent jitter and crosstalk-induced bounded uncorrelated jitter in copper interconnects , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).

[8]  A. Hajimiri,et al.  Data-dependent jitter in serial communications , 2005, IEEE Transactions on Microwave Theory and Techniques.

[9]  Tae-Ju Lee,et al.  A 155-MHz clock recovery delay- and phase-locked loop , 1992 .