High-performance logic transistor DC benchmarking toward 7 nm technology-node between III–V and Si tri-gate n-MOSFETs using virtual-source injection velocity model

Abstract Injection velocity (vinj) is a unique figure-of-merit that determines logic transistor ON-current (ION) and switching delay (CV/I). This paper reports on Virtual-Source (VS) based analytical and physical model, which was calibrated by using state-of-the-art experimental data on III–V and Si tri-gate n-MOSFET, aiming to compare High-Performance (HP) logic transistor performance at 7 nm technology-node. We find that a significant increase in the virtual source injection velocity and improvement in the electrostatic integrity are critical, to meet the projected ION/IOFF ratio for the 7 nm technology node.

[1]  T. Liu,et al.  Study of High-Performance Ge pMOSFET Scaling Accounting for Direct Source-to-Drain Tunneling , 2011, IEEE Transactions on Electron Devices.

[2]  Geoffrey Yeap,et al.  Electrostatics and performance benchmarking using all types of III–V multi-gate FinFETs for sub 7nm technology node logic application , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[3]  A. Khakifirooz,et al.  A Simple Semiempirical Short-Channel MOSFET Current–Voltage Model Continuous Across All Regions of Operation and Employing Only Physical Parameters , 2009, IEEE Transactions on Electron Devices.

[4]  K. D. Cantley,et al.  Performance Analysis of III-V Materials in a Double-Gate nano-MOSFET , 2007, 2007 IEEE International Electron Devices Meeting.

[5]  G. Curello,et al.  A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications , 2012, 2012 International Electron Devices Meeting.

[6]  T. Lee,et al.  Demonstration of scaled Ge p-channel FinFETs integrated on Si , 2012, 2012 International Electron Devices Meeting.

[7]  M. Masahara,et al.  Electrical performances of junctionless-FETs at the scaling limit (LCH = 3 nm) , 2012, 2012 International Electron Devices Meeting.

[8]  Mark S. Lundstrom,et al.  On the Interpretation of Ballistic Injection Velocity in Deeply Scaled MOSFETs , 2012, IEEE Transactions on Electron Devices.

[9]  Suman Datta,et al.  Effect of interface states on sub-threshold response of III-V MOSFETs, MOS HEMTs and tunnel FETs , 2010 .