High‐Performance Low‐Power FFT Cores

Recently, the power consumption of integrated circuits has been attracting increasing attention. Many techniques have been studied to improve the power efficiency of digital signal processing units such as fast Fourier transform (FFT) processors, which are popularly employed in both traditional research fields, such as satellite communications, and thriving consumer electronics, such as wireless communications. This paper presents solutions based on parallel architectures for high throughput and power efficient FFT cores. Different combinations of hybrid low-power techniques are exploited to reduce power consumption, such as multiplierless units which replace the complex multipliers in FFTs, low-power commutators based on an advanced interconnection, and parallel-pipelined architectures. A number of FFT cores are implemented and evaluated for their power/area performance. The results show that up to 38% and 55% power savings can be achieved by the proposed pipelined FFTs and parallel-pipelined FFTs respectively, compared to the conventional pipelined FFT processor architectures.

[1]  Tughrul Arslan,et al.  A triple port RAM based low power commutator architecture for a pipelined FFT processor , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  Shousheng He,et al.  Design and implementation of a 1024-point pipeline FFT processor , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[3]  Bevan M. Baas,et al.  A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.

[4]  Tughrul Arslan,et al.  Low power commutator for pipelined FFT processors , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[5]  L. Wanhammar,et al.  Word Length Estimation for Memory Efficient Pipeline FFT / IFFT Processors , 1999 .

[6]  Earl E. Swartzlander,et al.  Computer Arithmetic , 1980 .

[7]  E. V. Jones,et al.  A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..

[8]  U. Jagdhold,et al.  A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM , 2004, IEEE Journal of Solid-State Circuits.

[9]  John S. Thompson,et al.  A novel coefficient ordering based low power pipelined radix-4 FFT processor for wireless LAN applications , 2003, IEEE Trans. Consumer Electron..

[10]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .

[11]  T. Arslan,et al.  Novel low power pipelined FFT based on subexpression sharing for wireless LAN applications , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[12]  Hannu Tenhunen,et al.  A new VLSI-oriented FFT algorithm and implementation , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[13]  Kenneth S. Stevens,et al.  A mathematical approach to a low power FFT architecture , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).