Two adaptive hybrid cache coherency protocols

We present and evaluate adaptive, hybrid cache coherence protocols for bus-based, shared-memory multiprocessors. Such protocols are motivated by the observation that sharing patterns vary substantially between different programs and even cache blocks within the same program. Performance measurements across a range of parallel applications indicate that the adaptive protocols we present perform well compared to both write-invalidate and write-update protocols.

[1]  Anoop Gupta,et al.  SPLASH: Stanford parallel applications for shared-memory , 1992, CARN.

[2]  Philip J. Woest,et al.  The Wisconsin multicube: a new large-scale cache-coherent multiprocessor , 1988, ISCA '88.

[3]  Srinivas Devadas,et al.  Topological Optimization of Multiple-Level Array Logic , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  R. H. Katz,et al.  Evaluating the performance of four snooping cache coherency protocols , 1989, ISCA '89.

[5]  Anna R. Karlin,et al.  Empirical studies of competitve spinning for a shared-memory multiprocessor , 1991, SOSP '91.

[6]  Larry Rudolph,et al.  Dynamic decentralized cache schemes for mimd parallel processors , 1984, ISCA '84.

[7]  Eugene D. Brooks,et al.  The Cerberus Multiprocessor Simulator , 1987, PPSC.

[8]  Fredrik Dahlgren.  Boosting the performance of hybrid snooping cache protocols , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[9]  Robert J. Fowler,et al.  The Prospects for On-Line Hybrid Coherency Protocols on Bus-Based Multiprocessors , 1994 .

[10]  Randy H. Katz,et al.  Evaluating The Performance Of Four Snooping Cache Coherency Protocols , 1989, The 16th Annual International Symposium on Computer Architecture.

[11]  James K. Archibald.  A cache coherence approach for large multiprocessor systems , 1988, ICS '88.

[12]  Jean-Loup Baer,et al.  Improving performance of bus-based multiprocessors , 1995 .

[13]  Larry Rudolph,et al.  Dynamic decentralized cache schemes for mimd parallel processors , 1984, ISCA 1984.

[14]  Anna R. Karlin,et al.  Competitive snoopy caching , 1986, 27th Annual Symposium on Foundations of Computer Science (sfcs 1986).

[15]  Janak H. Patel,et al.  A low-overhead coherence solution for multiprocessors with private cache memories , 1998, ISCA '98.

[16]  Alberto L. Sangiovanni-Vincentelli,et al.  Logic Verification Algorithms and their Parallel Implementation , 1987, 24th ACM/IEEE Design Automation Conference.

[17]  Jean-Loup Baer,et al.  Two techniques for improving performance on bus-based multiprocessors , 1995, Future Gener. Comput. Syst..

[18]  Lawrence C. Stewart,et al.  The Alpha demonstration unit: a high-performance multiprocessor , 1993, CACM.

[19]  Susan J. Eggers,et al.  Eliminating False Sharing , 1991, ICPP.