OPTOELECTRONIC FPGA'S
暂无分享,去创建一个
[1] S. I. Long,et al. Low power GaAs current-mode 1.2 Gb/s interchip interconnections , 1997 .
[2] J. Van Campenhout,et al. Three-dimensional optoelectronic architectures for massively parallel processing systems , 1997 .
[3] Hugo Thienpont,et al. An Optoelectronic 3-D Field Programmable Gate Array , 1994, FPL.
[4] Dirk Stroobandt,et al. Estimating Interconnection Lengths in Three-Dimensional Computer Systems (Special Issue on Synthesis and Verification of Hardware Design) , 1996 .
[5] Carl Ebeling,et al. Mesh routing topologies for multi-FPGA systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[6] J. P. Krusius,et al. Packaging alternatives to large silicon chips: tiled silicon on MCM and PWB substrates , 1996 .
[7] Ulrich Lauther. Introduction to Synthesis , 1992 .
[8] Jan M. Van Campenhout,et al. A quantitative analysis of the benefits of the use of area-I/O pads in FPGAs , 1997, Microprocess. Microsystems.
[9] W. Donath. Wire length distribution for placements of computer logic , 1981 .
[10] Jonathan Rose,et al. A hybrid complete-graph partial-crossbar routing architecture for multi-FPGA systems , 1998, FPGA '98.
[11] William E. Donath,et al. Placement and average interconnection lengths of computer logic , 1979 .
[12] H. Thienpont,et al. Optically interconnected integrated circuits to solve the CMOS interconnect bottleneck , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).
[13] Roy L. Russo,et al. On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.
[14] Steven J. E. Wilton,et al. Architectures and algorithms for field-programmable gate arrays with embedded memory , 1997 .
[15] Miriam Leeser,et al. Architectural design of a three dimensional FPGA , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.
[16] Richard C. Eden. Capabilities of normal metal electrical interconnections for 3D MCM electronic packaging , 1994, Photonics West - Lasers and Applications in Science and Engineering.
[17] Mark Horowitz,et al. A 700-Mb/s/pin CMOS signaling interface using current integrating receivers , 1997 .
[18] Stefan Sinzinger,et al. Design of an optoelectronic VLSI/parallel-fiber bus , 1998, Other Conferences.
[19] Anant Agarwal,et al. Virtual wires: overcoming pin limitations in FPGA-based logic emulators , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.
[20] Naruemon Wattanapongsakorn,et al. Super scalar processor using chip-level optical interconnections , 1998, Other Conferences.
[21] J. Van Campenhout. Solving the interconnect bottleneck. Optoelectronic FPGAs , 1998 .
[22] Jan Van Campenhout,et al. Evaluation of FPGA Switch Matrices using a Monte Carlo Approach , 1998 .
[23] M W Haney,et al. Performance scaling comparison for free-space optical and electrical interconnection approaches. , 1998, Applied optics.
[24] Jan M. Van Campenhout,et al. GART (abstract): a new, flexible placement and routing tool for research on FPGA architectures , 1998, FPGA '98.