A Display Processor Conforming To All ATV Formats With 188-tap FIR Filters And 284 Kb FIFO Memories
暂无分享,去创建一个
[1] Keisuke Okada,et al. A dynamic voltage sensing FIFO suitable for multi-format video systems , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.
[2] Okada,et al. An Area Efficient Hardware Sharing Filter Generator For Integration Of Multiple Video Format Conversions , 1997, 1997 International Conference on Consumer Electronics.
[3] Wu,et al. An HDTV Video Decoder IC For ATV Receivers , 1997, 1997 International Conference on Consumer Electronics.
[4] Y. Horiba,et al. A 3v , 100MHz , 35mW , Dynamic Line Memory Macro Cell For HDTV Applications , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.