A novel CLB architecture to detect and correct SEU in LUTs of SRAM-based FPGAs
暂无分享,去创建一个
V. Kamakoti | Narayanan Vijaykrishnan | Vikram Chandrasekhar | E. Syam Sundar Reddy | Milagros Sashikánth
[1] Raoul Velazco,et al. Two CMOS memory cells suitable for the design of SEU-tolerant VLSI circuits , 1994 .
[2] Edward J. McCluskey,et al. Fault Location in FPGA-Based Reconfigurable Systems , 1998 .
[3] W. W. Peterson,et al. Error-Correcting Codes. , 1962 .
[4] M. Nicolaidis,et al. Evaluation of a soft error tolerance technique based on time and/or space redundancy , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).
[5] Michael Nicolaidis,et al. Embedded robustness IPs for transient-error-free ICs , 2002, IEEE Design & Test of Computers.
[6] Luigi Carro,et al. Designing Fault Tolerant Systems into SRAM-based , 2003 .
[7] C. Carmichael,et al. A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).
[8] F. Lemmermeyer. Error-correcting Codes , 2005 .
[9] E. Normand. Single event upset at ground level , 1996 .
[10] Luigi Carro,et al. Designing fault tolerant systems into SRAM-based FPGAs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[11] Sterling R. Whitaker,et al. Test results for SEU and SEL immune memory circuits , 1993 .
[12] L. R. Rockett. A design based on proven concepts of an SEU-immune CMOS configuration data cell for reprogrammable FPGAs , 2001 .
[13] A. Johnston. Scaling and Technology Issues for Soft Error Rates , 2000 .