A 1/4-rate Linear phase Detector for High Speed PLL-Based Clock and Data Recovery Circuit

A novel 1/4-rate clock phase detector (PD) structure for phase locked loop (PLL)-based clock and data recovery (CDR) is proposed. In this topology, the retimed data is generated within the circuit and no extra circuit is required. Furthermore, the error and reference signals are independent of delay time through gates and thus, no extra replica circuit is needed to compensate such delay. Designed in a 0.18-μm CMOS technology, the proposed 10 Gb/s PD consumes 30 mA from a 1.8 V supply, resulting in a lower power consumption for high-speed applications compared to conventional topologies.

[1]  Hoi-Jun Yoo,et al.  A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique , 2003 .

[2]  Hyun-Kyu Yu,et al.  1-5.6 Gb/s CMOS clock and data recovery IC with a static phase offset compensated linear phase detector , 2013, IET Circuits Devices Syst..

[3]  Sung Min Park,et al.  A 5-Gb/s 1/8-rate CMOS clock and data recovery circuit , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  B. Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.

[5]  Tao Wang,et al.  A 40-Gb/s quarter rate CDR with 1∶4 demultiplexer in 90-nm CMOS technology , 2010, 2010 IEEE 12th International Conference on Communication Technology.

[6]  Hyun-Kyu Yu,et al.  A 10-Gb/s CMOS CDR and DEMUX IC With a Quarter-Rate Linear Phase Detector , 2006, IEEE Journal of Solid-State Circuits.

[7]  Behzad Razavi,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .

[8]  J. Lee,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  Deog-Kyoon Jeong,et al.  Linearization Technique for Binary Phase Detectors in a Collaborative Timing Recovery Circuit , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Hyun-Kyu Yu,et al.  A 10Gb/s CMOS CDR and DEMUX IC with a Quarter-Rate Linear Phase Detector , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.