Energy distribution of positive charges in high-k dielectric

Abstract A probing technique to obtain the energy distribution of positive charges in high-k gate stack dielectrics, both within and beyond the substrate bandgap, has been proposed. The energy distribution of different high-k devices has been investigated and attention has been paid to their differences from the single-layered SiON devices. The results obtained from the technique demonstrate the existence of different types of positive charges with each type of them dominating a different energy region. It is observed that the positive charges in high-k stacks are dominated by the as-grown hole traps below the valence band and the cyclic positive charges within the bandgap. The increase in the cyclic positive charges in thinner high-k devices suggests higher NBTI for future CMOS technologies. It is also observed from the energy profile that the metal gate can impact the NBTI substantially. The energy profile obtained from this technique clearly indicates that process optimization is essential for minimizing NBTI in the high-k gate stacks.

[1]  S. De Gendt,et al.  Dominant Layer for Stress-Induced Positive Charges in Hf-Based Gate Stacks , 2008, IEEE Electron Device Letters.

[2]  Zhigang Ji,et al.  A Single Pulse Charge Pumping Technique for Fast Measurements of Interface States , 2011, IEEE Transactions on Electron Devices.

[3]  Michael Nelhiebel,et al.  Impact of Hydrogen on the Bias Temperature Instability , 2014 .

[4]  S. Mukhopadhyay,et al.  A comprehensive modeling framework for gate stack process dependence of DC and AC NBTI in SiON and HKMG p-MOSFETs , 2014, Microelectron. Reliab..

[5]  R. Degraeve,et al.  Hole-traps in silicon dioxides. Part II. Generation mechanism , 2004, IEEE Transactions on Electron Devices.

[6]  B. Kaczer,et al.  Real Vth instability of pMOSFETs under practical operation conditions , 2007, 2007 IEEE International Electron Devices Meeting.

[7]  Clay Mayberry,et al.  Measurement and Identification of Three Contributing Charge Terms in Negative Bias Temperature Instability , 2013 .

[8]  B. Kaczer,et al.  An Analysis of the NBTI-Induced Threshold Voltage Shift Evaluated by Different Techniques , 2009, IEEE Transactions on Electron Devices.

[9]  S. De Gendt,et al.  Negative bias temperature instability lifetime prediction: Problems and solutions , 2013, 2013 IEEE International Electron Devices Meeting.

[10]  Stefan Decker,et al.  Energetic distribution of oxide traps created under negative bias temperature stress and their relation to hydrogen , 2010 .

[11]  M. Heyns,et al.  Stress-Induced Positive Charge in Hf-Based Gate Dielectrics: Impact on Device Performance and a Framework for the Defect , 2008, IEEE Transactions on Electron Devices.

[12]  T. Grasser,et al.  A Combined Study of p- and n-Channel MOS Devices to Investigate the Energetic Distribution of Oxide Traps After NBTI , 2009, IEEE Transactions on Electron Devices.

[13]  G. Groeseneken,et al.  Effects of Measurement Temperature on NBTI , 2007, IEEE Electron Device Letters.

[14]  R. Degraeve,et al.  Hole traps in silicon dioxides. Part I. Properties , 2004, IEEE Transactions on Electron Devices.

[15]  En Xia Zhang,et al.  Bias-Temperature Instabilities in Silicon Carbide MOS Devices , 2014 .

[16]  B. Kaczer,et al.  Energy Distribution of Positive Charges in Gate Dielectric: Probing Technique and Impacts of Different Defects , 2013, IEEE Transactions on Electron Devices.

[17]  M. H. Woods,et al.  Hole traps in silicon dioxide , 1976 .

[18]  Jian Fu Zhang.  Defects and instabilities in Hf-dielectric/SiON stacks (Invited Paper) , 2009 .

[19]  X. Ji,et al.  The energy distribution of NBTI-induced hole traps in the Si band gap in PNO pMOSFETs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[20]  M. Heyns,et al.  Impact of different defects on the kinetics of negative bias temperature instability of hafnium stacks , 2008 .