Higher Dimensional Gaussian Networks

Gaussian interconnection networks have recently been introduced as a useful alternative to the classical toroidal network, and in this paper this concept is generalized to higher dimensions. We also explore many important properties of this new topology, including diameter and distance distribution. In addition, an optimal shortest path routing algorithm and a one-to-all broadcast algorithm for higher dimensional Gaussian networks are given. Simulation results show that the routing algorithm proposed for higher dimensional Gaussian networks outperforms the routing algorithm of the corresponding torus network of the same node-degree and the same number of nodes.

[1]  Allan Porterfield,et al.  The Tera computer system , 1990, ICS '90.

[2]  Ramón Beivide,et al.  Practicable layouts for optimal circulant graphs , 2005, 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[3]  Hamid Sarbazi-Azad,et al.  XMulator: A Listener-Based Integrated Simulation Platform for Interconnection Networks , 2007, First Asia International Conference on Modelling & Simulation (AMS'07).

[4]  Larry Kaplan,et al.  The Gemini System Interconnect , 2010, 2010 18th IEEE Symposium on High Performance Interconnects.

[5]  Bella Bose,et al.  The Topology of Gaussian and Eisenstein-Jacobi Interconnection Networks , 2010, IEEE Transactions on Parallel and Distributed Systems.

[6]  Martin Cohn.  Affine m-ary Gray Codes , 1963, Inf. Control..

[7]  E. T..  An Introduction to the Theory of Numbers , 1946, Nature.

[8]  Dirk Stroobandt,et al.  The interpretation and application of Rent's rule , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Myung M. Bae,et al.  Edge Disjoint Hamiltonian Cycles in k-Ary n-Cubes and Hypercubes , 2003, IEEE Trans. Computers.

[10]  George Karypis,et al.  Introduction to Parallel Computing , 1994 .

[11]  Philip Heidelberger,et al.  The IBM Blue Gene/Q interconnection network and message unit , 2011, 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC).

[12]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[13]  John N. Tsitsiklis,et al.  Parallel and distributed computation , 1989 .

[14]  J. H. Jordan,et al.  Complete Residue Systems in the Gaussian Integers , 1965 .

[15]  Zarka Cvetanovic.  Performance analysis of the Alpha 21364-based HP GS1280 multiprocessor , 2003, ISCA '03.

[16]  Jan M. Van Campenhout,et al.  Rent's rule and parallel programs: characterizing network traffic behavior , 2008, SLIP '08.

[17]  Tomohiro Inoue,et al.  Tofu : Interconnect for the K computer , 2012 .

[18]  Ramón Beivide,et al.  Modeling Toroidal Networks with the Gaussian Integers , 2008, IEEE Transactions on Computers.

[19]  Abdou Youssef.  Design and analysis of product networks , 1995, Proceedings Frontiers '95. The Fifth Symposium on the Frontiers of Massively Parallel Computation.

[20]  Abdel Elah Al-Ayyoub,et al.  The Cross Product of Interconnection Networks , 1997, IEEE Trans. Parallel Distributed Syst..

[21]  Michael D. Noakes,et al.  The J-machine multicomputer: an architectural evaluation , 1993, ISCA '93.

[22]  Ramón Beivide,et al.  Modeling hexagonal constellations with Eisenstein-Jacobi graphs , 2008, Probl. Inf. Transm..

[23]  George Varghese,et al.  A 22nm IA multi-CPU and GPU System-on-Chip , 2012, 2012 IEEE International Solid-State Circuits Conference.

[24]  Yuanyuan Yang,et al.  Efficient All-to-All Broadcast in Gaussian On-Chip Networks , 2013, IEEE Transactions on Computers.

[25]  David F. Heidel,et al.  An Overview of the BlueGene/L Supercomputer , 2002, ACM/IEEE SC 2002 Conference (SC'02).

[26]  Mateo Valero,et al.  Hierarchical Topologies for Large-scale Two-level Networks , 2005 .

[27]  Steven L. Scott,et al.  The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus , 1996 .

[28]  Yaagoub Ashir,et al.  Lee Distance and Topological Properties of k-ary n-cubes , 1995, IEEE Trans. Computers.

[29]  Cruz Izu,et al.  Dense Gaussian Networks: Suitable Topologies for On-Chip Multiprocessors , 2006, International Journal of Parallel Programming.