Built-in self-testing based on compressed 2-dimensional signature analysis
暂无分享,去创建一个
The design of modern electronic systems demands high system reliability and maintainability. In order to perform fault detection, localization and isolation effectively, it is necessary to design a built-in self-testing (BIST) module specific to the corresponding system. This paper presents a BIST method based. on compressed 2-dimensional signature analysis. The principle of compression and performance of test are discussed in detail. Using the presented method, a high faulty coverage ratio (FCR) can be achieved with a short signature compressed in both time domain and space domain. Theoretical analysis shows that this method is reliable and it can be easily implemented in hardware.
[1] Albrecht P. Stroele. Signature analysis for sequential circuits with reset , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.
[2] Dilip K. Bhavsar,et al. Self-Testing by Polynomial Division , 1981, ITC.
[3] Theo J. Powell,et al. Analysis and Simulation of Parallel Signature Analyzers , 1987, ITC.
[4] John P. Hayes,et al. Balance testing of logic circuits , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.