论文信息 - System-Level Design Issues: Rules and Tools

System-Level Design Issues: Rules and Tools

This chapter discusses system-level issues such as layout, clocking, floorplanning, on-chip busing, and strategies for synthesis, verification, and testing. These elements must be agreed upon before the components of the chip are selected or designed.

Michael Keating | Pierre Bricaud

[1] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .

[2] Thomas J. Chaney,et al. Measured Flip-Flop Responses to Marginal Triggering , 1983, IEEE Transactions on Computers.

[3] Capers Jones,et al. Applied software measurement: assuring productivity and quality , 1991 .

[4] Kurt Keutzer,et al. Getting to the bottom of deep submicron , 1998, ICCAD '98.

[5] H. Neugass. APPROACHES TO ON-CHIP DEBUGGING , 1998 .

[6] Jeffrey S. Poulin,et al. Measuring software reuse - principles, practices, and economic models , 1996 .

[7] Anantha P. Chandrakasan,et al. Low-Power CMOS Design , 1997 .

[8] Jens Horstmann,et al. Metastability behavior of CMOS ASIC flip-flops in theory and test , 1989 .

[9] Glen G. Langdon,et al. Computer Design , 1982 .