Investigation of very fast and high-current transients in digital bipolar IC's using both a new compact model and a device simulator

The design and optimization of high-speed integrated bipolar circuits requires accurate and physical transistor models. For this, an improved version of the compact model HICUM was developed. It is an extension of the small-signal model recently described to the large-signal (transient) case. The model, which takes into account emitter periphery and non-quasi-static (NQS) effects, is semi-physical, allowing the calculation of its elements for arbitrary transistor geometries from specific electrical and technological data. This is an important precondition for transistor optimization in a circuit and for worst case analysis. The model was verified for basic building blocks of high-speed digital circuits like emitter follower and current switch. For this, mixed-mode device/circuit simulation is used instead of measurements, since the latter would give too large errors for the fast transients of interest. It is demonstrated that-in contrast to the obsolete but frequently used SPICE Gummel/Poon model-the new HICUM is well suited for modeling very-high-speed transistor operation also at high current densities. Moreover, it is shown that at very fast transients the influence of NQS effects can no longer be neglected. As a practical application example, a high-speed E/sup 2/CL circuit is simulated using the new model. The results show again that high-current models are very useful for designing IC's at maximum operating speed. This is because the optimum emitter size is often the minimum size, which is limited by high-current effects. Especially, in the case of current spikes (e.g., in emitter followers) it is difficult to find the optimum emitter size without having adequate transistor models. >

[1]  P. Weil,et al.  Simulation of excess phase in bipolar transistors , 1978 .

[2]  J.A. Seitchik,et al.  An accurate bipolar model for large signal transient and ac applications , 1987, 1987 International Electron Devices Meeting.

[3]  Ching-Te Chuang.  Performance degradation due to extrinsic base encroachment in advanced narrow-emitter bipolar circuits , 1988, Technical Digest., International Electron Devices Meeting.

[4]  M. Schroter,et al.  Verification of the integral charge-control relation for high-speed bipolar transistors at high current densities , 1985, IEEE Transactions on Electron Devices.

[5]  H.-M. Rein,et al.  A semi-physical bipolar transistor model for the design of very-high-frequency analog ICs , 1992, Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting.

[6]  J. Hauenschild,et al.  30 Gbit/s multiplexer and demultiplexer ICs in silicon bipolar technology , 1992 .

[7]  J. Hauenschild,et al.  Static frequency dividers for high operating speed (25 GHz, 170 mW) and low power consumption (16 GHz, 8 mW) in selective epitaxial Si bipolar technology , 1993 .

[8]  Michael Schröter.  A Survey of Present Compact Models for High-Speed Bipolar Transistors , 1993 .

[9]  Ching-Te Chuang.  Performance degradation due to extrinsic base encroachment in advanced narrow-emitter bipolar circuits. I - Basic inverter. II - Non-threshold logic circuits , 1989 .

[10]  D. Tang,et al.  Switch-on transient of shallow-profile bipolar transistors , 1985, IEEE Transactions on Electron Devices.

[11]  R. Pritchard,et al.  Electrical Characteristics of Transistors , 1967 .

[12]  M. Versleijen,et al.  Distributed high frequency effects in bipolar transistors , 1991, Proceedings of the 1991 Bipolar Circuits and Technology Meeting.

[13]  J. Hauenschild,et al.  A 22 Gb/s decision circuit and a 32 Gb/s regenerating demultiplexer IC fabricated in silicon bipolar technology , 1992, Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting.

[14]  Hans-Martin Rein,et al.  A versatile Si-bipolar driver circuit with high output voltage swing for external and direct laser modulation in 10 Gb/s optical-fiber links , 1994 .

[15]  Michael Schroter,et al.  A compact bipolar transistor model for very-high-frequency applications with special regard to narrow emitter stripes and high current densities , 1993 .

[16]  J. T. Winkel.  Extended charge-control model for bipolar transistors , 1973 .

[17]  Hans-Martin Rein.  A simple method for separation of the internal and external (peripheral) currents of bipolar transistors , 1984 .

[18]  Michael Schroter,et al.  TRANSIENT AND SMALL‐SIGNAL HIGH‐FREQUENCY SIMULATION OF NUMERICAL DEVICE MODELS EMBEDDED IN AN EXTERNAL CIRCUIT , 1991 .

[19]  Robert W. Dutton,et al.  Two-dimensional transient analysis of a collector-up ECL inverter , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  H. K. Gummel.  A charge control relation for bipolar transistors , 1970, Bell Syst. Tech. J..

[21]  Naoyuki Shigyo,et al.  Lateral scaling effects on high-current transients in submicrometer bipolar transistors , 1988 .

[22]  M. Schroter,et al.  Transit time of high-speed bipolar transistors in dependence on operating point, technological parameters, and temperature , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.

[23]  M. Fukuma,et al.  Analysis of short-channel MOSFET's with field-dependent carrier-drift mobility , 1980, IEEE Transactions on Electron Devices.

[24]  Hans-Martin Rein.  Multi-gigabit-per-second silicon bipolar ICs for future optical-fiber transmission systems , 1988 .

[25]  Paolo Antognetti,et al.  Semiconductor Device Modeling with Spice , 1988 .

[26]  H. Stubing,et al.  A compact physical large-signal model for high-speed bipolar transistors at high current densities—Part I: One-dimensional model , 1987, IEEE Transactions on Electron Devices.

[27]  G. Rey.  Effets de la defocalisation (c.c. et c.a.) sur le comportement des transistors a jonctions , 1969 .

[28]  R. L. Pritchard,et al.  Two-Dimensional Current Flow in Junction Transistors at High Frequencies , 1958, Proceedings of the IRE.

[29]  M. Schroter,et al.  A compact physical large-signal model for high-speed bipolar transistors at high current densities—Part II: Two-dimensional model and experimental results , 1987, IEEE Transactions on Electron Devices.

[30]  H.-M. Rein,et al.  Two-dimensional modeling of high-speed bipolar transistors at high current densities using the integral charge-control relation , 1985 .

[31]  S. Watanabe,et al.  An Experimental 16mb Cmos dram Chip with a 100mhz Serial Read/Write Mode , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.