A floating-gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS process

A floating-gate MOSFET which is programmable in both directions by Fowler-Nordheim tunneling and is fabricated using an inexpensive standard 2- mu m double-polysilicon CMOS technology is discussed. Tunneling occurs at a crossover of polysilicon 1 with polysilicon 2. Device layout and basic device characteristics are presented, and recommendations for efficient programming are given. This is the first floating-gate FET with a tunneling injector fabricated in standard technology that has close to symmetric programming characteristics for both charging and discharging of the gate.<<ETX>>

[1]  G. Yaron,et al.  A 16K E/SUP 2/PROM employing new array architecture and designed-in reliability features , 1982, IEEE Journal of Solid-State Circuits.

[2]  W. Guggenbuhl,et al.  An analog trimming circuit based on a floating-gate device , 1988 .

[3]  L. Carley,et al.  Trimming analog circuits using floating-gate analog MOS memory , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[4]  Chenming Calvin Hu,et al.  The EEPROM as an analog memory drive , 1989 .

[5]  Albert Fazio,et al.  Reliability Comparison of Flotox and Textured-Polysilicon E2PROMs , 1987, 25th International Reliability Physics Symposium.

[6]  R. Klein,et al.  A single 5V supply nonvolatile static RAM , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  S. Tam,et al.  An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.