RF MOSFET: recent advances, current status and future trends
暂无分享,去创建一个
[1] T. Hirose,et al. A 185 GHz f/sub max/ SOI DTMOS with a new metallic overlay-gate for low-power RF applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[2] Sah Chih-Tang. Evolution of the MOS transistor-from conception to VLSI , 1988, Proc. IEEE.
[3] W. Durr,et al. SiGe heterojunction bipolar transistors—The noise perspective , 1997 .
[4] V. Misra,et al. Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[5] J.S. Kilby,et al. Invention of the integrated circuit , 1976, IEEE Transactions on Electron Devices.
[6] D. Kahng,et al. Silicon-Silicon Dioxide Surface Device , 1991 .
[7] M. Hargrove,et al. RF potential of a 0.18-/spl mu/m CMOS logic device technology , 2000 .
[8] Matthias Bucher,et al. Compact modelling of ultra deep submicron CMOS devices , 2002 .
[9] B. Senapati,et al. A flexible, low-cost, high performance SiGe:C BiCMOS process with a one-mask HBT module , 2002, Digest. International Electron Devices Meeting,.
[10] N.-L. L. Wang. TRANSISTOR TECHNOLOGIES FOR RFICS IN WIRELESS APPLICATIONS , 1998 .
[11] R. Schaller,et al. Moore's law: past, present and future , 1997 .
[12] W. Fichtner,et al. Generalized guide for MOSFET miniaturization , 1980, IEEE Electron Device Letters.
[13] H. Nayfeh,et al. Strained silicon MOSFET technology , 2002, Digest. International Electron Devices Meeting,.
[14] B. Jagannathan,et al. Noise performance of a low base resistance 200 GHz SiGe technology , 2002, Digest. International Electron Devices Meeting,.
[15] E. Morifuji,et al. High-frequency AC characteristics of 1.5 nm gate oxide MOSFETs , 1996, International Electron Devices Meeting. Technical Digest.
[16] Lawrence E. Larson. Integrated circuit technology options for RFICs-present status and future directions , 1998 .
[17] Hyungcheol Shin,et al. A simple four-terminal small-signal model of RF MOSFETs and its parameter extraction , 2003, Microelectron. Reliab..
[18] Hiroshi Iwai,et al. Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS , 2001 .
[19] F. Wanlass,et al. Nanowatt logic using field-effect metal-oxide semiconductor triodes , 1963 .
[20] Lawrence E. Larson,et al. Integrated circuit technology options for RFIC's-present status and future directions , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[21] Y. Watanabe,et al. A 140 GHz ft and 60 GHz fmax DTMOS integrated with high-performance SOI logic technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[22] Bin Yu,et al. FinFET scaling to 10 nm gate length , 2002, Digest. International Electron Devices Meeting,.
[23] Hong-Ha Vuong,et al. BiCMOS technology for mixed-digital, analog, and RF applications , 2002 .
[24] T.H. Lee,et al. CMOS RF integrated circuits at 5 GHz and beyond , 2000, Proceedings of the IEEE.
[25] K. Steinhubl. Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .
[26] P. M. Asbeck,et al. Advanced thin-film silicon-on-sapphire technology: microwave circuit applications , 1998 .
[27] S. Sze. Semiconductor devices : pioneering papers , 1991 .
[28] Kwyro Lee,et al. MOSFET MODELING AND PARAMETER EXTRACTION FOR RF IC'S , 2001 .
[29] S. Narasimha,et al. High performance sub-40 nm CMOS devices on SOI for the 70 nm technology node , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[30] W. Shockley. The path to the conception of the junction transistor , 1976, IEEE Transactions on Electron Devices.
[31] S. Wada,et al. Integration of a 0.13-/spl mu/m CMOS and a high performance self-aligned SiGe HBT featuring low base resistance , 2002, Digest. International Electron Devices Meeting,.
[32] G. Dambrine,et al. A new method for determining the FET small-signal equivalent circuit , 1988 .
[33] G. Baccarani,et al. Generalized scaling theory and its application to a ¼ micrometer MOSFET design , 1984, IEEE Transactions on Electron Devices.
[34] J. Bardeen,et al. The transistor, a semi-conductor triode , 1948 .
[35] J. Treichler,et al. Triple-self-aligned, planar double-gate MOSFETs: devices and circuits , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[36] P.W.H. de Vreede,et al. RF-CMOS Performance Trends , 2000, 30th European Solid-State Device Research Conference.
[37] Alberto L. Sangiovanni-Vincentelli,et al. Simulation of Nonlinear Circuits in the Frequency Domain , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[38] B. Jagannathan,et al. A 0.18 /spl mu/m 90 GHz f/sub T/ SiGe HBT BiCMOS, ASIC-compatible, copper interconnect technology for RF and microwave applications , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[39] L. Geppert,et al. The amazing vanishing transistor act , 2002 .
[40] Chun-Yen Chang,et al. RF CMOS technology for MMIC , 2002, Microelectron. Reliab..
[41] William Shockley,et al. Electrons and Holes in Semiconductors with Applications to Transistor Electronics , 1950 .
[42] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.
[43] C. Hu,et al. Nanoscale CMOS spacer FinFET for the terabit era , 2002 .
[44] D. Knoll,et al. Novel collector design for high-speed SiGe:C HBTs , 2002, Digest. International Electron Devices Meeting,.
[45] A. Hori,et al. A self-aligned pocket implantation (SPI) technology for 0.2- mu m dual-gate CMOS , 1992, IEEE Electron Device Letters.
[46] E. Vittoz,et al. An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .
[47] N. Rovedo,et al. A half micron MOSFET using double implanted LDD , 1982, 1982 International Electron Devices Meeting.
[48] R.H. Dennard,et al. Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.
[49] William Liu,et al. MOSFET Models for SPICE Simulation: Including BSIM3v3 and BSIM4 , 2001 .
[50] Willy M. C. Sansen,et al. Modeling of the MOS transistor for high frequency analog design , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[51] M. Hargrove,et al. RF Potential of a 0 . 18-m CMOS Logic Device Technology , 2000 .