Output voltage estimation of a floating interconnect line caused by a hard open in 90nm ICs

Faulty effects caused by a hard open defect at an interconnect line in a 90nm CMOS IC are analyzed by device simulation in this paper. The simulation results reveal us that output voltage of the floating interconnect line is obtained as linear sum of effects from logic signals of the adjacent interconnect lines and the defective one. Also, an estimation model of voltage at the floating interconnect line is proposed. Feasibility of the estimation is examined in this paper. The result shows us that the voltage can be estimated within error of about 0.03V.

[1]  Daniel Arumí,et al.  Defective behaviours of resistive opens in interconnect lines , 2005, European Test Symposium (ETS'05).

[2]  Masaki Hashizume,et al.  Test Generation and Diagnostic Test Generation for Open Faults with Considering Adjacent Lines , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[3]  S.M. Reddy,et al.  Interconnect Open Defect Diagnosis with Physical Information , 2006, 2006 15th Asian Test Symposium.

[4]  Rosa Rodríguez-Montañés,et al.  Resistance characterization for weak open defects , 2002, IEEE Design & Test of Computers.

[5]  Masaki Hashizume,et al.  Fault Effect of Open Faults Considering Adjacent Signal Lines in a 90 nm IC , 2009, 2009 22nd International Conference on VLSI Design.

[6]  Dimitris Gizopoulos.  Advances in electronic testing : challenges and methodologies , 2006 .

[7]  Masaki Hashizume,et al.  New Class of Tests for Open Faults with Considering Adjacent Lines , 2009, 2009 Asian Test Symposium.

[8]  H. Takahashi,et al.  Clues for Modeling and Diagnosing Open Faults with Considering Adjacent Lines , 2007, 16th Asian Test Symposium (ATS 2007).

[9]  R. G. Bennetts,et al.  Defect-Oriented Testing , 1995 .

[10]  Masahiro Takakura,et al.  A persistent diagnostic technique for unstable defects , 2002, Proceedings. International Test Conference.

[11]  Masaki Hashizume,et al.  Fault Analysis of Interconnect Opens in 90nm CMOS ICs with Device Simulator , 2008 .