论文信息 - A real-time C-V measurement circuit for MOS capacitors under current stressing

A real-time C-V measurement circuit for MOS capacitors under current stressing

A real-time C-V measurement circuit for MOS capacitors which are under constant current stress is presented. For this system, the MOS device is kept current-stressed and its stressed C-V characteristics can be measured instantaneously when desired. The charge filling information on oxide traps and surface states can be obtained in real time during the stressing process, even to the point of capacitor breakdown. With this circuit it has been shown that, for an Al-gate MOS structure, charges on traps and interface surface states recover immediately after the stressing is removed. It is demonstrated that the breakdown of the oxide is a sudden phenomenon, and is caused mainly by charge trapping in the oxide. >

[1] Y. Nissan-Cohen,et al. High‐field and current‐induced positive charge in thermal SiO2 layers , 1985 .

[2] Ih-Chin Chen,et al. Electrical breakdown in thin gate and tunneling oxides , 1985 .

[3] C. R. Barrett,et al. Failure modes and reliability of dynamic RAMS , 1976, 1976 International Electron Devices Meeting.

[4] T. Ma,et al. On physical models for gate oxide breakdown , 1984, IEEE Electron Device Letters.

[5] N. Ajika,et al. A novel process technology and cell structure for mega bit EEPROM , 1988, Technical Digest., International Electron Devices Meeting.

[6] A. Hartstein,et al. Effects of Ammonia Anneal on Electron Trappings in Silicon Dioxide , 1982 .

[7] Edmund J. Sprogis,et al. A buried-trench DRAM cell using a self-aligned epitaxy over trench technology , 1988, Technical Digest., International Electron Devices Meeting.

[8] M. Kuhn,et al. A quasi-static technique for MOS C-V and surface state measurements , 1970 .

[9] E. Harari. Dielectric breakdown in electrically stressed thin films of thermal SiO2 , 1978 .