Pareto-Based Application Specification for MP-SoC Customized Run-Time Management

In an MP-SoC environment, a customized run-time management should be incorporated on top of the basic OS services to globally optimize costs (e.g. energy consumption) across all active applications, according to constraints (e.g. performance, user requirements) and available platform resources. To that end, we have proposed a Pareto-based approach combining a design-time application mapping and platform exploration with a low-complexity run-time manager. This allows to alleviate the OS in its run-time decision making and to avoid conservative worst-case assumptions. In this paper, we focus on the characterization of the Pareto-based application specification, resulting from our design-time exploration. This specification is essential as input for our run-time manager. A representative video codec multimedia application, simulated on our MP-SoC platform simulator, is used as case study. For the resulting Pareto-based specification, both binary size and performance overhead is negligible

[1]  Heinrich Meyr,et al.  Heterogeneous MP-SoC - the solution to energy-efficient signal processing , 2004, Proceedings. 41st Design Automation Conference, 2004..

[2]  Wayne H. Wolf,et al.  The future of multiprocessor systems-on-chips , 2004, Proceedings. 41st Design Automation Conference, 2004..

[3]  Peter Marwedel,et al.  Dynamic overlay of scratchpad memory for energy minimization , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[4]  Luca Benini,et al.  A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Kees Goossens,et al.  Concepts and Implementation of the Philips Network-on-Chip , 2003 .

[6]  Luca Benini,et al.  An integrated hardware/software approach for run-time scratchpad management , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Théodore Marescaux,et al.  Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles , 2005, Design, Automation and Test in Europe.

[8]  Erik Brockmeyer,et al.  Layer assignment techniques for low energy in multi-layered memory organisations , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Patrick Schaumont,et al.  Cooperative multithreading on embedded multiprocessor architectures enables energy-scalable design , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[10]  Kees G. W. Goossens,et al.  A unified approach to constrained mapping and routing on network-on-chip architectures , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[11]  D. Soudris,et al.  Custom design of multi-level dynamic memory management subsystem for embedded systems , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[12]  Francky Catthoor,et al.  Dynamic Mapping and Ordering Tasks of Embedded Real-Time Systems on Multiprocessor Platforms , 2004, SCOPES.

[13]  Pieter van der Wolf,et al.  An interface for the design and implementation of dynamic applications on multi-processor architectures , 2005, 3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005..

[14]  Luca Benini,et al.  NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.

[15]  Radu Marculescu,et al.  Communication and task scheduling of application-specific networks-on-chip , 2005 .

[16]  Gerben Essink,et al.  Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture , 2005, IS&T/SPIE Electronic Imaging.

[17]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[18]  Wolfgang Rosenstiel,et al.  Conflict analysis in multiprocess synthesis for optimized system integration , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[19]  Petru Eles,et al.  Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[20]  Ahmed Amine Jerraya,et al.  Scheduler implementation in MP SoC design , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[21]  Ahmed Amine Jerraya,et al.  Multi-processor SoC design methodology using a concept of two-layer hardware-dependent software , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[22]  Pieter van der Wolf,et al.  Implementation of dynamic streaming Applications on heterogeneous multi-Processor architectures , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[23]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[24]  H. Corporaal,et al.  Design-Time Application Exploration for MP-SoC Customized Run-Time Management , 2005, 2005 International Symposium on System-on-Chip.

[25]  Diederik Verkest,et al.  Low cost task migration initiation in a heterogeneous MP-SoC , 2005, Design, Automation and Test in Europe.

[26]  Chantal Ykman-Couvreur,et al.  Energy-aware Dynamic Task Scheduling Applied to a Real-time Multimedia Application on an Xscale Board , 2005, J. Low Power Electron..

[27]  Daniël Paulusma,et al.  Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[28]  Peter Cumming,et al.  The TI OMAP™ Platform Approach to SOC , 2003 .