3-D ICs: Motivation, performance analysis, technology and applications

Interconnect delays, bandwidth and power consumption are increasingly dominating IC performance due to increases in chip size and reduction in the minimum feature size, in spite of new materials like Cu with low-k dielectric. Thereby severely limiting chip performance unless a paradigm shift from present interconnect architecture is introduced. One such promising technique is three-dimensional (3-D) ICs with multiple active Si layers and vertical interconnects. This paper presents a comprehensive review of 3-D ICs with multiple semiconductor layers. It is shown that significant improvement in performance and reduction in wire-limited chip area can be achieved with 3-D ICs if some long horizontal interconnects can be replaced by short vertical inter-layer interconnects. We also address the thermal concerns due to increased power density for 3-D circuits. Finally, an overview of some of the processing techniques which can be used to fabricate these circuits, is reviewed.

[1]  Krishna C. Saraswat,et al.  A model for crystal growth during metal induced lateral crystallization of amorphous silicon , 2003 .

[2]  Krishna C. Saraswat,et al.  Self-nucleation free and dimension dependent metal-induced lateral crystallization of amorphous germanium for single crystalline germanium growth on insulating substrate , 2008 .

[3]  T. Nishimura,et al.  Concept and basic technologies for 3-D IC structure , 1986, 1986 International Electron Devices Meeting.

[4]  Krishna C. Saraswat,et al.  Thin film MOSFET's fabricated in laser-annealed polycrystalline silicon , 1979 .

[5]  E. Demoulin,et al.  ST-CMOS (Stacked Transistors CMOS): A double-poly-NMOS-compatible CMOS technology , 1981, 1981 International Electron Devices Meeting.

[6]  Sangwoo Pae,et al.  Multiple layers of silicon-on-insulator for nanostructure devices , 1999 .

[7]  N. Sasaki,et al.  Three-dimensional CMOS IC's Fabricated by using beam recrystallization , 1983, IEEE Electron Device Letters.

[8]  Mingjie Lin,et al.  Performance Benefits of Monolithically Stacked 3-D FPGA , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  James D. Plummer,et al.  Rapid Melt Growth of Germanium Crystals with Self-Aligned Microcrucibles on Si Substrates , 2005 .

[10]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[11]  Duygu Kuzum,et al.  High performance germanium N+∕P and P+∕N junction diodes formed at low Temperature (⩽380°C) using metal-induced dopant activation , 2008 .

[12]  Krishna C. Saraswat,et al.  3-D ICS DSM Interconnect Performance Modeling and Analysis , 2003 .

[13]  A. Fan,et al.  Copper Wafer Bonding , 1999 .

[14]  Krishna C. Saraswat,et al.  A strategy for modeling of variations due to grain size in polycrystalline thin-film transistors , 2000 .

[15]  Jesse Lu,et al.  Room temperature 1.6 microm electroluminescence from Ge light emitting diode on Si substrate. , 2009, Optics express.

[16]  David A. B. Miller,et al.  C-band side-entry Ge quantum-well electroabsorption modulator on SOI operating at 1 V swing , 2008 .

[17]  M. Morimoto,et al.  Three dimensional ICs, having four stacked active device layers , 1989, International Technical Digest on Electron Devices Meeting.

[18]  P. Kapur,et al.  Low temperature (≤ 380°C) and high performance Ge CMOS technology with novel source/drain by metal-induced dopants activation and high-k/metal gate stack for monolithic 3D integration , 2008, 2008 IEEE International Electron Devices Meeting.

[19]  P. Kapur,et al.  Compact Performance Models and Comparisons for Gigascale On-Chip Global Interconnect Technologies , 2009, IEEE Transactions on Electron Devices.

[20]  Krishna C. Saraswat,et al.  Low temperature boron and phosphorus activation in amorphous germanium using Ni- and Co-induced crystallization and its application for three-dimensional integrated circuits , 2008 .

[21]  Shen Ren,et al.  High-Efficiency p-i-n Photodetectors on Selective-Area-Grown Ge for Monolithic Integration , 2009, IEEE Electron Device Letters.

[22]  Ashok V. Krishnamoorthy,et al.  Optoelectronic-VLSI: photonics integrated with VLSI circuits , 1998 .

[23]  M. Nakano,et al.  3-D SOI/CMOS , 1984, 1984 International Electron Devices Meeting.

[24]  Takao Yonehara,et al.  High-efficiency metal-semiconductor-metal photodetectors on heteroepitaxially grown Ge on Si. , 2006, Optics letters.

[25]  Masaki Hara,et al.  High performance poly-Si TFTs fabricated using pulsed laser annealing and remote plasma CVD with low temperature processing , 1995 .

[26]  D. Kossives,et al.  3-D integration of MQW modulators over active submicron CMOS circuits: 375 Mb/s transimpedance receiver-transmitter circuit , 1995, IEEE Photonics Technology Letters.

[27]  W. Pamler,et al.  Three dimensional metallization for vertically integrated circuits , 1997, European Workshop Materials for Advanced Metallization,.

[28]  H.I. Smith,et al.  Crystalline silicon on insulators by graphoepitaxy , 1979, 1979 International Electron Devices Meeting.

[29]  Mingjie Lin,et al.  Performance Benefits of Monolithically Stacked 3-D FPGA , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  K.C. Saraswat,et al.  Thermal analysis of heterogeneous 3D ICs with various integration scenarios , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).