Dominant Substrate Noise Coupling Mechanism for Multiple Switching Gates

The dominant substrate noise coupling mechanism is determined for multiple switching gates based on a physically intuitive model. The model exhibits reasonable accuracy as compared to SPICE. The regions where ground coupling and source/drain coupling dominate are described based on this model. The impact of multiple parameters such as the rise time, number of switching gates, decoupling capacitance, and parasitic inductance on the dominant noise coupling mechanism is investigated. The dominance of ground coupling in large scale circuits, as generally assumed, is shown to be invalid if sufficient decoupling capacitance is used or the circuit exhibits a low parasitic inductance such as a flip-chip package. The efficacy of several noise reduction techniques is discussed based on the application of the dominant noise analysis model.

[1]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[2]  Rob A. Rutenbar,et al.  Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis , 1994, IEEE J. Solid State Circuits.

[3]  João Paulo Costa,et al.  Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC's , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Mehdi Baradaran Tahoori,et al.  Sensitivity-based modeling and methodology for full-chip substrate noise analysis , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[5]  Hugo De Man,et al.  Evolution of substrate noise generation mechanisms with CMOS technology scaling , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  David J. Allstot,et al.  Verification techniques for substrate coupling and their application to mixed-signal IC design , 1996 .

[7]  P. Wambacq,et al.  Performance degradation of LC-tank VCOs by impact of digital switching noise in lightly doped substrates , 2005, IEEE Journal of Solid-State Circuits.

[8]  J. Briaire,et al.  Principles of substrate crosstalk generation in CMOS circuits , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  H. De Man,et al.  Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuits , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[10]  P. Larsson.  Resonance and damping in CMOS circuits with on-chip decoupling capacitance , 1998 .

[11]  Robert G. Meyer,et al.  Modeling and analysis of substrate coupling in integrated circuits , 1996 .