Three-dimensional wafer stacking using Cu TSV integrated with 45nm high performance SOI-CMOS embedded DRAM technology

For high-volume production of 3D-stacked chips with through-silicon-via (TSVs), wafer-scale bonding offers lower production cost compared with bump bond technology [1][2][3] and is promising for interconnect pitch <;= 5μ range using available tooling. Prior work [3] has presented wafer-scale integration with tungsten TSV for low-power applications. This paper reports the first use of low-temperature oxide bonding and copper TSV to stack high performance cache cores manufactured in 45nm SOI-CMOS embedded DRAM (EDRAM) having 12 to 13 copper wiring levels per strata. A key feature of this process is its compatibility with the existing high performance POWER7™ EDRAM core [4] requiring neither re-design nor modification of the existing CMOS fabrication process. Hardware measurements show no significant impact on device drive and off-current. Functional test at wafer level confirms 1.48GHz 3D stacked EDRAM operation.

[1]  R. Sarvari,et al.  Design and Optimization for Nanoscale Power Distribution Networks in Gigascale Systems , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[2]  Joel Silberman,et al.  A 3D system prototype of an eDRAM cache stacked over processor-like logic using through-silicon vias , 2012, 2012 IEEE International Solid-State Circuits Conference.

[3]  Matthias Hutter,et al.  Au/Sn Solder , 2012 .

[4]  T. Kirihata,et al.  Process-design considerations for three dimensional memory integration , 2006, 2009 Symposium on VLSI Technology.

[5]  Bumpless WOW stacking for large-scale 3D integration , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[6]  Richard E. Matick,et al.  A 500 MHz Random Cycle, 1.5 ns Latency, SOI Embedded DRAM Macro Featuring a Three-Transistor Micro Sense Amplifier , 2008, IEEE Journal of Solid-State Circuits.

[7]  W. Landers,et al.  3D copper TSV integration, testing and reliability , 2011, 2011 International Electron Devices Meeting.

[8]  R. Hannon,et al.  Wafer-scale oxide fusion bonding and wafer thinning development for 3D systems integration: Oxide fusion wafer bonding and wafer thinning development for TSV-last integration , 2012, 2012 3rd IEEE International Workshop on Low Temperature Bonding for 3D Integration.

[9]  Jian-Qiang Lu,et al.  Handbook of Wafer Bonding , 2012 .

[10]  R. Gutmann,et al.  Wafer Level 3-D ICs Process Technology , 2008 .

[11]  Chuan Seng Tan,et al.  Thermocompression Cu ? Cu Bonding of Blanket and Patterned Wafers , 2012 .

[12]  Kuan-Neng Chen,et al.  Wafer-to-wafer hybrid bonding technology for 3D IC , 2010, 3rd Electronics System Integration Technology Conference ESTC.

[13]  Pierric Gueguen,et al.  Cu–SiO2 Hybrid Bonding , 2012 .

[14]  Timothy Clark Reiley,et al.  Chip-To-Package Interconnections , 1997 .

[15]  K. Aasmundtveit,et al.  Wafer‐Level Solid–Liquid Interdiffusion Bonding , 2012 .

[16]  Li Yu,et al.  Methodology for analysis of TSV stress induced transistor variation and circuit performance , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[17]  A. Brand,et al.  Scaled Gate Stacks for Sub-20-nm CMOS Logic Applications Through Integration of Thermal IL and ALD HfOx , 2013, IEEE Electron Device Letters.

[18]  P. Soussan,et al.  Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k / metal gate CMOS performance , 2010, 2010 International Electron Devices Meeting.

[19]  Kuan-Neng Chen,et al.  Wafer-level 3D integration using hybrid bonding , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[20]  C. Kothandaraman,et al.  3D stackable 32nm High-K/Metal Gate SOI embedded DRAM prototype , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[21]  Jian-Qiang Lu,et al.  Compact Models of Voltage Drops in Power Delivery Network for TSV-Based Three-Dimensional Integration , 2013, IEEE Electron Device Letters.