Improving the power cycling performance of the emitter contact of IGBT modules: Implementation and evaluation of stitch bond layouts

Abstract The emitter (front metallization) of IGBTs is contacted by wire bonding. In this study, the influence of the wirebond layout on the power cycling performance of IGBT modules is investigated. Stitch bonding is implemented to modify the wirebond layout of the emitter contact. The different layouts are subjected to power cycling tests. For a better understanding of the experimental results, electrical and thermo-mechanical FEM simulations are run and the current distribution and induced mechanical stress is discussed. Based on the results of this study, the emitter contact of the new HiPak module platform is designed.

[1]  Masayasu Ishiko,et al.  Design concept for wire-bonding reliability improvement by optimizing position in power devices , 2006, Microelectron. J..

[2]  E. Milke,et al.  High temperature behaviour and reliability of Al-Ribbon for automotive applications , 2008, 2008 2nd Electronics System-Integration Technology Conference.

[3]  Sven Matthias,et al.  A new HiPak Module Platform with Improved Reliability , 2014 .

[4]  Franc Dugal,et al.  Study of thermal cycling and temperature aging on PbSnAg die attach solder joints for high power modules , 2014, 2015 IEEE 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[5]  Yoshikazu Takahashi,et al.  A study of the bonding-wire reliability on the chip surface electrode in IGBT , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[6]  Dirk Siepe,et al.  New assembly and interconnects beyond sintering methods , 2010 .

[7]  J. Onuki,et al.  Development of high-reliability thick Al-Mg2Si wire bonds for high-power modules , 2012, 2012 24th International Symposium on Power Semiconductor Devices and ICs.

[8]  Thomas Stockmeier,et al.  SKiN: Double side sintering technology for new packages , 2011, 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs.

[9]  Kazunori Hiraoka,et al.  Reliability design of current stress in LSI interconnects using the estimation of failure rate due to electromigration , 1997 .

[10]  Franc Dugal,et al.  Avoiding misleading artefacts in metallurgical preparation of die attach solder joints in high power modules , 2013, Microelectron. Reliab..