论文信息 - A 3.2Gbps single-ended receiver using self-reference generation technique for DRAM interface

A 3.2Gbps single-ended receiver using self-reference generation technique for DRAM interface

A 3.2Gbps single-ended receiver using self-reference generation technique for DRAM interface is designed by using a 0.18µm CMOS process. A multi-drop single-ended signaling system has limited bandwidth because of both inter-symbol interference (ISI) and reference voltage noise. In order to recover the data without using the equalizer and the reference line, the self-reference generation technique is proposed. The single-ended receiver generates the reference voltage by using the previous bit for each bit. The circuit occupies 140 × 120µm2 and dissipates 40mW at the supply voltage of 1.8V when 3.2Gbps of data is transmitted over the channel with 18.55-dB loss at the frequency of 1.6GHz.

Oh-Kyong Kwon | Hyeon-Cheon Seol | Jun-Yong Song | Kang-Sub Kwak

[1] Jae-Yoon Sim,et al. A 2-Gb/s CMOS Integrating Two-Tap DFE Receiver for Four-Drop Single-Ended Signaling , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2] 이재승,et al. A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface with Internal Reference Voltage and Digital Calibration , 2008 .

[3] Won Namgoong,et al. High-Speed Single-Ended Parallel Link Based on Three-Level Differential Encoding , 2009, IEEE Journal of Solid-State Circuits.

[4] Jae-Yoon Sim,et al. A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface with Internal Reference Voltage and Digital Calibration , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5] Young-Hyun Jun,et al. A 0.13-$\mu$ m CMOS 6 Gb/s/pin Memory Transceiver Using Pseudo-Differential Signaling for Removing Common-Mode Noise Due to SSN , 2009, IEEE Journal of Solid-State Circuits.