Adaptive porting of analog IPs with reusable conservative properties
暂无分享,去创建一个
Nobuto Ono | Yoji Kajitani | Shigetoshi Nakatake | Toru Fujimura | Takashi Nojima | Koji Okazaki | S. Nakatake | Y. Kajitani | K. Okazaki | Takashi Nojima | N. Ono | Toru Fujimura
[1] Pierre Bricaud,et al. Reuse methodology manual for system-on-chip designs , 1998 .
[2] Michael Keating,et al. Reuse Methodology Manual , 1999 .
[3] Yoji Kajitani,et al. Multi-level placement with circuit schema based clustering in analog IC layouts , 2004 .
[4] Zsolt Miklós Kovács-Vajna,et al. Scaling rules and parameter tuning procedure for analog design reuse in technology migration , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[5] Edoardo Charbon,et al. A Top-down, Constraint-Driven Design Methodology for Analog Integrated Circuits , 1993 .
[6] Yoji Kajitani,et al. A device-level placement with multi-directional convex clustering , 2004, GLSVLSI '04.
[7] Yoji Kajitani,et al. Rectangle-packing-based module placement , 1995, ICCAD.
[8] Georges Gielen,et al. Analog layout generation for performance and manufacturability , 1999 .
[9] Florin Balasa,et al. Module placement for analog layout using the sequence-pair representation , 1999, DAC '99.
[10] Yoji Kajitani,et al. Module placement on BSG-structure and IC layout applications , 1996, Proceedings of International Conference on Computer Aided Design.
[11] Martin D. F. Wong,et al. FAST-SP: a fast algorithm for block placement based on sequence pair , 2001, ASP-DAC '01.
[12] C.-J. Richard Shi,et al. Correct-by-construction layout-centric retargeting of large analog designs , 2004, Proceedings. 41st Design Automation Conference, 2004..
[13] Carlos Galup-Montoro,et al. Resizing rules for MOS analog-design reuse , 2002, IEEE Design & Test of Computers.
[14] John M. Cohn. Analog Device-Level Layout Automation , 1994 .
[15] C.-J. Richard Shi,et al. IPRAIL - intellectual property reuse-based analog IC layout automation , 2003, Integr..