Variability analysis and FinFET-based design of XOR and XNOR circuit

Due to aggressive scaling and process imperfection in sub-45 nm technology node Vt (threshold voltage) shift is more pronounced causing large variations in circuit response. Therefore, this paper presents the analyses of various popular XOR/XNOR circuits in light of PVT (process, voltage and temperature) variations to verify their functionality and robustness. This paper first investigates output levels of various XOR/XNOR circuits. It further analyses those XOR/XNOR circuits offering better output levels in terms of delay and energy-delay product (EDP). It also performs variability analysis of those parameters to determine robustness of the XOR/XNOR designs. Finally, it implements the best XOR/XNOR circuit in emerging FinFET technology to achieve even better results in terms of propagation delay and EDP. The proposed FinFET-based implementation of XOR/XNOR circuit offers 1.4× improvement in delay and 1.8× improvement in EDP compared to its CMOS counterpart. It proves to be immune against process variation. It proves its robustness by offering 19.3× improvements in delay variability and 10.8× improvements in EDP variability.

[1]  E. Nowak,et al.  High-performance symmetric-gate and CMOS-compatible V/sub t/ asymmetric-gate FinFET devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[3]  Massimo Alioto,et al.  Understanding the Effect of Process Variations on the Delay of Static and Domino Logic , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, Nano-Net.

[5]  Mohamed A. Elgamel,et al.  Design methodologies for high-performance noise-tolerant XOR-XNOR circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Yuke Wang,et al.  New 4-transistor XOR and XNOR designs , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[7]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[8]  Mohamed A. Elgamel,et al.  Novel design methodology for high-performance XOR-XNOR circuit design , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[9]  J. Kedzierski,et al.  Demonstration of FinFET CMOS circuits , 2002, 60th DRC. Conference Digest Device Research Conference.

[10]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[11]  Jeffrey Bokor,et al.  Extremely scaled silicon nano-CMOS devices , 2003, Proc. IEEE.

[12]  J. Kedzierski,et al.  A functional FinFET-DGCMOS SRAM cell , 2002, Digest. International Electron Devices Meeting,.

[13]  Alexander Fish,et al.  Gate-diffusion input (GDI)-a novel power efficient method for digital circuits: a design methodology , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[14]  Po-Ming Lee,et al.  Novel 10-T full adders realized by GDI structure , 2007, 2007 International Symposium on Integrated Circuits.

[15]  J. Benedict,et al.  Two gates are better than one [double-gate MOSFET process] , 2003, IEEE Circuits and Devices Magazine.

[16]  Israel A. Wagner,et al.  An efficient implementation of D-Flip-Flop using the GDI technique , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[17]  B.C. Paul,et al.  Process variation in embedded memories: failure analysis and variation aware architecture , 2005, IEEE Journal of Solid-State Circuits.

[18]  Joachim Keinert,et al.  Scaling beyond the 65 nm node with FinFET-DGCMOS , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[19]  Chip-Hong Chang,et al.  A novel hybrid pass logic with static CMOS output drive full-adder cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[20]  M.B. Ketchen,et al.  Compact modeling of FinFETs featuring independent-gate operation mode , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[21]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.