High-speed and low-swing on-chip bus interface using threshold voltage swing driver and dual sense amplifier receiver

A new high-speed and low-swing on-chip bus interface using Threshold Voltage swing (Vt) driver and Dual Sense Amplifier (DSA) receiver is proposed. The Vt-driver reduces the rising time in the bus to 30% of the full CMOS inverter and the DSA-receiver increases twice the throughput of the conventional reduced-swing buses using sense amplifiers. With Vt-driver and DSA-receiver combined, approximately 60% speed improvement and 75% power reduction are achieved in the proposed scheme compared to the conventional full CMOS inverter for the on-chip bus interface.

[1]  Bum-Sik Kim,et al.  A 250MHz low voltage swing bus driver for embedded memory logic , 1999, Proceedings of the 25th European Solid-State Circuits Conference.

[2]  Hui Zhang,et al.  Low-swing interconnect interface circuits , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[3]  P. Zarkesh-Ha,et al.  Stochastic net length distributions for global interconnects in a heterogeneous system-on-a-chip , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[4]  Dake Liu,et al.  Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.

[5]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .