Fault tolerance of feed-forward artificial neural network architectures targeting nano-scale implementations

Several circuit architectures have been proposed to overcome logic faults due to the high defect densities that are expected to be encountered in the first generations of nanoelectronic systems. How feed-forward artificial neural networks can possibly be exploited for the purpose of conceiving highly reliable Boolean gates is the topic of this paper. Computer simulations show that feed-forward artificial neural networks can be trained to absorb faults while implementing Boolean functions of various complexity. Using this approach, it can be shown that very high device failure rates (up to 20%) can be accommodated. The cost is to be paid in terms of hardware overhead, which is comparable to the area cost of conventional hardware redundancy measures.

[1]  A. S. Sadek,et al.  Fault-tolerant techniques for nanocomputers , 2002 .

[2]  Ulrich Rückert,et al.  Fault-tolerance of basis function networks using tensor product stabilizers , 2005, 2005 IEEE International Conference on Systems, Man and Cybernetics.

[3]  Philippe Réfrégier,et al.  Theoretical investigation of the robustness of multilayer perceptrons: analysis of the linear case and extension to nonlinear networks , 1995, IEEE Trans. Neural Networks.

[4]  Y. Leblebici,et al.  Fault-tolerant logic gates using neuromorphic CMOS Circuits , 2007, 2007 Ph.D Research in Microelectronics and Electronics Conference.

[5]  Neil Joye,et al.  Fault-Tolerant Logic Gates with Neuromorphic CMOS Circuits , 2005 .

[6]  S. Roy,et al.  Multiplexing schemes for cost-effective fault-tolerance , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[7]  Jos Nijhuis,et al.  Limits to the fault-tolerance of a feedforward neural network with learning , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.

[8]  Susumu Horiguchi,et al.  The efficient design of fault-tolerant artificial neural networks , 1995, Proceedings of ICNN'95 - International Conference on Neural Networks.

[9]  Y. Leblebici,et al.  A modular approach for reliable nanoelectronic and very-deep submicron circuit design based on analog neural network principles , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[10]  C. H. Sequin,et al.  Fault tolerance in artificial neural networks , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[11]  Edward A. Rietman,et al.  Back-propagation learning and nonidealities in analog neural network hardware , 1991, IEEE Trans. Neural Networks.