A Hardware-Efficient Pattern Matching Architecture Using Process Element Tree for Deep Packet Inspection

This paper proposes a new pattern matching architecture with multi-character processing for deep packet inspection. The proposed pattern matching architecture detects the start point of pattern matching from multi-character input using input text alignment. By eliminating duplicate hardware components using process element tree, hardware cost is greatly reduced in the proposed pattern matching architecture.

[1]  Yeim-Kuan Chang,et al.  Multi-Character Processor Array for Pattern Matching in Network Intrusion Detection System , 2008, 22nd International Conference on Advanced Information Networking and Applications (aina 2008).

[2]  Hyunjin Kim,et al.  A hardware-efficent multi-character string matching architecture using brute-force algorithm , 2009, 2009 International SoC Design Conference (ISOCC).

[3]  Young H. Cho,et al.  Deep network packet filter design for reconfigurable devices , 2008, TECS.