A 2.7mW 2MHz Continuous-Time ΣΔ Modulator with a Hybrid Active-Passive Loop Filter

We present a 5th -order continuous-time SigmaDelta modulator with a hybrid active-passive loop filter consisting of only three amplifiers. The passive integrators save power, and introduce no distortion. The active integrators provide gain and minimize internal noise contributions. A single-bit switched-capacitor DAC is employed as the main feedback DAC for high clock jitter immunity. An additional current steering DAC stabilizes the loop with the advantage of simplicity. To verify the proposed techniques, a prototype continuous-time ΣΔ modulator with 2 MHz signal bandwidth is designed in a 0.25 μm CMOS technology targeting for GPS or WCDMA applications. The experimental results show that the prototype ΣΔ modulator achieves 68 dB dynamic range over 2 MHz bandwidth with a 150 MHz clock, consuming 1.8 mA from a 1.5 V supply.

[1]  Edgar Sánchez-Sinencio,et al.  An RC time constant auto-tuning structure for high linearity continuous-time /spl Sigma//spl Delta/ modulators and active filters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  F. Chen,et al.  A 0.25-mW low-pass passive sigma-delta modulator with built-in mixer for a 10-MHz IF input , 1997 .

[3]  Bo Xia.  An RC time constant autotuning structure for high linearity continuours-time modulators and active filters , 2004 .

[4]  E. Sánchez-Sinencio,et al.  A Continuous-Time Modulator With 88-dB Dynamic Range and 1 . 1-MHz Signal Bandwidth , 2001 .

[5]  R. V. Veldhoven.  A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[6]  E. J. V. D. Zwan,et al.  A 10.7 MHz IF-to-baseband ΣΔ A/D conversion system for AM/FM radio receivers , 2000 .

[7]  W. Snelgrove,et al.  Design and implementation of a tunable 40 MHz-70 MHz Gm-C bandpass /spl Delta//spl Sigma/ modulator , 1997 .

[8]  B. Haroun,et al.  A 4/sup th/-order 86dB CT /spl Delta//spl Sigma/ ADC with two amplifiers in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[9]  E. Sanchez-Sinencio,et al.  A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[10]  R. Schreier,et al.  Delta-sigma modulators employing continuous-time circuitry , 1996 .

[11]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[12]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[13]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[14]  O. Oliaei.  Effect of feedback waveform in continuous-time sigma-delta modulators , 2001 .