A novel 40-GHz flip-flop-based frequency divider in 0.18/spl mu/m CMOS

This paper presents a 40GHz flip-flop-based frequency divider incorporating a latch topology with two distinct tail current sources and an enabled cross-coupled pair during the tracking mode, to speed up the latch operation and to increase the driving capability. The proposed frequency divider performs at 40GHz without shunt or series peaking inductors. The circuit was fabricated in a 0.18/spl mu/m SiGe BiCMOS process provided by Jazz Semiconductor, where only CMOS transistors were used. It draws 5mA current from a 1.8V supply voltage.

[1]  Behzad Razavi.  Design of intergrated circuits for optical communications , 2002 .

[2]  Behzad Razavi.  Superharmonic InjectionLocked Frequency Dividers , 2003 .

[3]  R.L. Miller.  Fractional-Frequency Generators Utilizing Regenerative Modulation , 1939, Proceedings of the IRE.

[4]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[5]  Payam Heydari,et al.  Design of ultra high-speed CMOS CML buffers and latches , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  Jri Lee,et al.  A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[7]  C. Helstrom.  Transient Analysis of Regenerative Frequency Dividers , 1965 .

[8]  Michael Green,et al.  New structures for very high-frequency CMOS clock dividers , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[9]  Payam Heydari,et al.  A novel ultra high-speed flip-flop-based frequency divider , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  M. Wurzer,et al.  A 79 GHz dynamic frequency divider in SiGe bipolar technology , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).