Rapid prototyping of three-dimensional transform for medical image compression

This paper presents the design and implementation of three-dimensional (3-D) Haar and Daubechies with transpose based method for medical image compression. Due to the separability property of the multi-dimensional Haar and Daubechies, the proposed architecture has been implemented using a cascade of three N-point one-dimensional (1-D) Haar/Daubechies and two transpose memories for a 3-D volume of N×N×N suitable for real-time 3-D medical imaging applications. Two architectures were synthesised using VHDL and implemented on Altera®Cyclone II (EP2C15AF484C6) field programmable gate array (FPGA). Experimental results and an analysis of the area, power consumption and maximum frequency are discussed in this paper.

[1]  Khan Wahid,et al.  Low Complexity Implementation of Daubechies Wavelets for Medical Imaging Applications , 2011 .

[2]  Philip P. Dang.  VLSI architecture for real-time image and video processing systems , 2006, Journal of Real-Time Image Processing.

[3]  Jun Wang,et al.  Three-dimensional medical image compression using a wavelet transform with parallel computing , 1995, Medical Imaging.

[4]  S.M. Ismail,et al.  FPGA Implementation of an Efficient 3D-WT Temporal Decomposition Algorithm for Video Compression , 2007, 2007 IEEE International Symposium on Signal Processing and Information Technology.

[5]  Abbes Amira,et al.  Efficient reconfigurable architectures for 3D medical image compression , 2009, 2009 International Conference on Field-Programmable Technology.

[6]  Ming-Hu Ha,et al.  Applications of wavelet transform in medical image processing , 2004, Proceedings of 2004 International Conference on Machine Learning and Cybernetics (IEEE Cat. No.04EX826).

[7]  Abbes Amira,et al.  Efficient architectures for 3D HWT using dynamic partial reconfiguration , 2010, J. Syst. Archit..

[8]  Danny Crookes,et al.  Area-efficient high-speed 3D DWT processor architecture , 2007 .

[9]  Abbes Amira,et al.  An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores , 2010, Signal Process. Image Commun..

[10]  D. Crookes,et al.  FPGA implementation of 3D discrete wavelet transform for real-time medical imaging , 2007, 2007 18th European Conference on Circuit Theory and Design.

[11]  Wayne Luk,et al.  Reconfigurable computing: architectures and design methods , 2005 .

[12]  Magdy A. Bayoumi,et al.  Discrete Wavelet Transform: Architectures, Design and Performance Issues , 2003, J. VLSI Signal Process..

[13]  Wael Badawy,et al.  A low power prototype for a 3D discrete wavelet transform processor , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).