Floating Gate Based Large-Scale Field-Programmable Analog Arrays for Analog Signal Processing

ACKNOWLEDGMENTS I would like to thank everyone who helped me along the way from my advisor, Paul Hasler, to my colleagues within the CADSP research group. I would also like to thank my friends and family who encouraged me throughout the process. However, my greatest thanks goes to my ever loving wife, Shannon, who has endured many things throughout my graduate life that I have no doubt caused. I could never have managed through these last few years without her love, support, and most of all, patience.

[1]  Christopher M. Twigg,et al.  A Compact Programmable CMOS Reference With ±40μV Accuracy , 2006, IEEE Custom Integrated Circuits Conference 2006.

[2]  David V. Anderson,et al.  Placement for large-scale floating-gate field-programable analog arrays , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  David V. Anderson,et al.  Large-scale field-programmable analog arrays for analog signal processing , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  David V. Anderson,et al.  Hierarchical placement for large-scale FPAA , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[5]  Paul E. Hasler,et al.  A precision CMOS amplifier using floating-gates for offset cancellation , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[6]  Paul E. Hasler,et al.  Indirect Programming of Floating-Gate Transistors , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Abhishek Bandyopadhyay,et al.  Programming analog computational memory elements to 0.2% accuracy over 3.5 decades using a predictive method , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  Christopher M. Twigg,et al.  Characteristics and programming of floating-gate pFET switches in an FPAA crossbar network , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  Christopher M. Twigg,et al.  10-bit programmable voltage-output digital-analog converter , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Paul E. Hasler,et al.  Offset compensation in flash ADCs using floating-gate circuits , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[11]  David V. Anderson,et al.  Mapping algorithm for large-scale field programmable analog array , 2005, ISPD '05.

[12]  Tyson S. Hall,et al.  Automatic rapid programming of large arrays of floating-gate elements , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[13]  Joachim Becker,et al.  A continuous-time field programmable analog array (FPAA) consisting of digitally reconfigurable G/sub M/-cells , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[14]  Paul E. Hasler,et al.  A five-transistor bandpass filter element , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[15]  David V. Anderson,et al.  Programmable multiple input translinear elements , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[16]  Bradley A. Minch,et al.  Synthesis of static and dynamic multiple-input translinear element networks , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Stilianos Siskos,et al.  Design of voltage-mode and current-mode computational circuits using floating-gate MOS transistors , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Bradley A. Minch,et al.  Construction and transformation of multiple-input translinear element networks , 2003 .

[19]  Paul Hasler,et al.  Biologically inspired auditory sensing system interfaces on a chip , 2002, Proceedings of IEEE Sensors.

[20]  Paul Hasler,et al.  A continuous-time speech enhancement front-end for microphone inputs , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[21]  Paul E. Hasler,et al.  Practical issues using e-pot circuits , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[22]  David V. Anderson,et al.  Mel-frequency cepstrum encoding in analog floating-gate circuitry , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[23]  Paul E. Hasler,et al.  Accurate programming of analog floating-gate arrays , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[24]  Adrian Stoica,et al.  Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[25]  Kim Strohbehn,et al.  A field-programmable mixed-signal array architecture using antifuse interconnects , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[26]  T. R. Viswanathan,et al.  A CMOS bandgap reference without resistors , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[27]  Paul E. Hasler,et al.  Floating-gate devices: they are not just for digital memories any more , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[28]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[29]  Olgierd A. Palusinski,et al.  A field programmable analog array and its application , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[30]  H. W. Klein,et al.  The EPAC architecture: an expert cell approach to field programmable analog circuits , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[31]  P. G. Gulak,et al.  A transconductor-based field-programmable analog array , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[32]  Martin A. Brooke,et al.  A temperature stable current reference source with programmable output , 1992, [1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems.

[33]  L. Carley,et al.  Trimming analog circuits using floating-gate analog MOS memory , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[34]  W. Guggenbuhl,et al.  An analog trimming circuit based on a floating-gate device , 1988 .

[35]  H. Melchior,et al.  A four-state EEPROM using floating-gate memory cells , 1987 .

[36]  P.R. Gray,et al.  A precision curvature-compensated CMOS bandgap reference , 1983, IEEE Journal of Solid-State Circuits.

[37]  Susumu Kohyama,et al.  A Thermionic Electron Emission Model for Charge Retention in SAMOS Structure , 1982 .

[38]  G.E.R. Cowan,et al.  A VLSI analog computer/digital computer accelerator , 2006, IEEE Journal of Solid-State Circuits.

[39]  David V. Anderson,et al.  Developing large-scale field-programmable analog arrays for rapid prototyping , 2005, Int. J. Embed. Syst..

[40]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[41]  Gene Frantz,et al.  ADVANCEMENTS IN DIGITAL SIGNAL PROCESSING TECHNOLOGY ARE ENABLING ITS USE FOR INCREASINGLY WIDESPREAD APPLICATIONS . DEVELOPERS WILL BE CHALLENGED TO USE THIS PROCESSING POWER TO ITS UTMOST , WHILE CREATING NEW APPLICATIONS AND IMPROVING EXISTING ONES , 2022 .