Macrocell Builder: IP-Block-Based Design Environment for High-Throughput VLSI Dedicated Digital Signal Processing Systems

We propose an efficient IP-block-based design environment for high-throughput VLSI systems. The flow generates SystemC register-transfer-level (RTL) architecture, starting from a Matlab functional model described as a netlist of functional IP. The refinement model inserts automatically control structures to manage delays induced by the use of RTL IPs. It also inserts a control structure to coordinate the execution of parallel clocked IP. The delays may be managed by registers or by counters included in the control structure. The flow has been used successfully in three real-world DSP systems. The experimentations show that the approach can produce efficient RTL architecture and allows to save huge amount of time.

[1]  David C. Ku,et al.  HardwareC -- A Language for Hardware Design (Version 2.0) , 1990 .

[2]  M. Engels,et al.  Grape-II: A System-Level Prototyping Environment for DSP Applications , 1995, Computer.

[3]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[4]  Nacer-Eddine Zergainoh,et al.  Méthodes de correction de retard dans les modèles RTL des systèmes monopuces DSP obtenus par assemblage de composants IP : fondement théorique et implémentation , 2005, Tech. Sci. Informatiques.

[5]  Stephen A. Edwards,et al.  The challenges of hardware synthesis from C-like languages , 2005, Design, Automation and Test in Europe.

[6]  A. Gibbons.  Algorithmic Graph Theory , 1985 .

[7]  D. Lyonnard,et al.  Component-based design approach for multicore SoCs , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[8]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[9]  Luciano Lavagno,et al.  Specification, modeling and design tools for system-on-chip , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[10]  W. R. Davis,et al.  A design environment for high throughput, low power dedicated signal processing systems , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[11]  Chandra Tan,et al.  Automatic Mapping of Khoros-based Applications to Adaptive Computing Systems , 1999 .

[12]  Chong-Min Kyung,et al.  Exploiting intellectual properties with imprecise design costs for system-on-chip synthesis , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Daniel D. Gajski,et al.  Embedded tutorial: essential issues for IP reuse , 2000, ASP-DAC '00.

[14]  Giovanni De Micheli,et al.  Hardware C - A Language for Hardware Design , 1988 .

[15]  Alberto L. Sangiovanni-Vincentelli,et al.  Benefits and challenges for platform-based design , 2004, Proceedings. 41st Design Automation Conference, 2004..

[16]  V. Chaiyakul,et al.  Essential issues for IP reuse , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[17]  Alok N. Choudhary,et al.  MATCH: A MATLAB Compiler For Configurable Computing Systems , 1999 .

[18]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[19]  Luciano Lavagno,et al.  Hardware-Software Co-Design of Embedded Systems , 1997 .

[20]  Nacer-Eddine Zergainoh,et al.  Matlab based environment for designing DSP systems using IP blocks , 2004 .

[21]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic synthesis of interfaces between incompatible protocols , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[22]  Grant Martin.  Design methodologies for system level IP , 1998, Proceedings Design, Automation and Test in Europe.

[23]  Yervant Zorian,et al.  Introducing Core-Based System Design , 1997, IEEE Des. Test Comput..

[24]  Sharad Malik,et al.  Facilitating reuse in hardware models with enhanced type inference , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[25]  Damien Lyonnard,et al.  Colif: A Design Representation for Application-Specific Multiprocessor SOCs , 2001, IEEE Des. Test Comput..