A new scheme of test data compression based on equal-run-length coding (ERLC)

A new scheme of test data compression based on run-length, namely equal-run-length coding (ERLC) is presented. It is based on both types of runs of 0's and 1's and explores the relationship between two consecutive runs. It uses a shorter codeword to represent the whole second run of two equal length consecutive runs. A scheme for filling the don't-care bits is proposed to maximize the number of consecutive equal-length runs. Compared with other already known schemes, the proposed scheme achieves higher compression ratio with low area overhead. The merits of the proposed algorithm are experimentally verified on the larger examples of the ISCAS89 benchmark circuits.

[1]  Krishnendu Chakrabarty,et al.  System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Nur A. Touba,et al.  Test point insertion based on path tracing , 1996, Proceedings of 14th VLSI Test Symposium.

[3]  Aiman H. El-Maleh.  Test data compression for system-on-a-chip using extended frequency-directed run-length code , 2008, IET Comput. Digit. Tech..

[4]  Nur A. Touba,et al.  Reducing test data volume using LFSR reseeding with seed compression , 2002, Proceedings. International Test Conference.

[5]  Hans-Joachim Wunderlich.  Multiple distributions for biased random test patterns , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Ozgur Sinanoglu,et al.  A novel scan architecture for power-efficient, rapid test [sequential circuits] , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[7]  Jau-Shien Chang,et al.  Test set compaction for combinational circuits , 1992, Proceedings First Asian Test Symposium (ATS `92).

[8]  Lei Li,et al.  Test Data Compression Using Dictionaries with Fixed-Length Indices , 2003 .

[9]  A. Chandra,et al.  Reduction of SOC test data volume, scan power and testing time using alternating run-length codes , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[10]  Lee Whetsel,et al.  Adapting scan architectures for low power operation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  Janak H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[12]  Irith Pomeranz,et al.  A Low Power Pseudo-Random BIST Technique , 2003, J. Electron. Test..

[13]  Krishnendu Chakrabarty,et al.  Test data compression for system-on-a-chip using Golomb codes , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[14]  Nur A. Touba,et al.  Test vector decompression via cyclical scan chains and its application to testing core-based designs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[15]  Bashir M. Al-Hashimi,et al.  Variable-length input Huffman coding for system-on-a-chip test , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Brion L. Keller,et al.  A SmartBIST variant with guaranteed encoding , 2001, Proceedings 10th Asian Test Symposium.

[17]  Bashir M. Al-Hashimi,et al.  Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Bashir M. Al-Hashimi,et al.  Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip , 2001 .

[19]  Krishnendu Chakrabarty,et al.  Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes , 2003, IEEE Trans. Computers.

[20]  Alex Orailoglu,et al.  Decompression hardware determination for test volume and time reduction through unified test pattern compaction and compression , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[21]  Alex Orailoglu,et al.  Test volume and application time reduction through scan chain concealment , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[22]  Rohit Kapur,et al.  A reconfigurable shared scan-in architecture , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[23]  Huaguo Liang,et al.  A scheme of test data compression based on coding of even bits marking and selective output inversion , 2010, Comput. Electr. Eng..

[24]  Bashir M. Al-Hashimi,et al.  Synchronization overhead in SOC compressed test , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Yu Hu,et al.  Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Sybille Hellebrand,et al.  A hybrid coding strategy for optimized test data compression , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[27]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[28]  Nur A. Touba,et al.  An efficient test vector compression scheme using selective Huffman coding , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Kohei Miyase,et al.  Test vector modification for power reduction during scan testing , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[30]  Ahmad A. Al-Yamani,et al.  Seed encoding with LFSRs and cellular automata , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[31]  Nilanjan Mukherjee,et al.  Embedded deterministic test , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[33]  Ahmad A. Al-Yamani,et al.  Built-in reseeding for serial BIST , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[34]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  Nur A. Touba,et al.  Inserting test points to control peak power during scan testing , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[36]  Mark Mohammad Tehranipoor,et al.  Nine-coded compression technique for testing embedded cores in SoCs , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[37]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[38]  Michael S. Hsiao,et al.  Testing embedded sequential cores in parallel using spectrum-based BIST , 2006, IEEE Transactions on Computers.

[39]  Nur A. Touba,et al.  Survey of Test Vector Compression Techniques , 2006, IEEE Design & Test of Computers.

[40]  Ozgur Sinanoglu,et al.  A novel scan architecture for power-efficient, rapid test , 2002, ICCAD 2002.

[41]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[42]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[43]  Lei Zhang,et al.  A Novel $ {\rm x}$-ploiting Strategy for Improving Performance of Test Data Compression , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[44]  E.M. Petriu,et al.  Revisiting response compaction in space for full scan circuits with nonexhaustive test sets using concept of sequence characterization , 2003, Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412).

[45]  Hideo Fujiwara,et al.  A Reconfigurable Scan Architecture With Weighted Scan-Enable Signals for Deterministic BIST , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[46]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[47]  P. Goel.  Test Generation and Dynamic Compaction of Tests , 1979 .

[48]  Sandeep K. Gupta,et al.  DS-LFSR: a new BIST TPG for low heat dissipation , 1997, Proceedings International Test Conference 1997.

[49]  Feng Shi,et al.  Test data compression scheme based on variable-to-fixed-plus-variable-length coding , 2007, J. Syst. Archit..