Specification sketching for Linear Temporal Logic