Reducing structural bias in technology mapping
暂无分享,去创建一个
Robert K. Brayton | Alan Mishchenko | Timothy Kam | Satrajit Chatterjee | Xinning Wang | R. Brayton | A. Mishchenko | S. Chatterjee | T. Kam | Xinning Wang
[1] Jason Cong,et al. Cut ranking and pruning: enabling a general and efficient FPGA mapping solution , 1999, FPGA '99.
[2] Robert K. Brayton,et al. Delay-optimal technology mapping by DAG covering , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[3] Malay K. Ganai,et al. Robust Boolean reasoning for equivalence checking and functional property verification , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .
[5] R. Brayton,et al. FRAIGs: A Unifying Representation for Logic Synthesis and Verification , 2005 .
[6] Stephen Dean Brown,et al. Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] J. Grodstein,et al. Logic decomposition during technology mapping , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[8] L. Stok,et al. Wavefront technology mapping , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[9] Tsutomu Sasao,et al. Fast Boolean matching under permutation using representative , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).
[10] Kurt Keutzer. DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.
[11] C. Y. Roger Chen,et al. Efficient Boolean matching algorithm for cell libraries , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[12] Jason Cong,et al. FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] Andreas Kuehlmann. Dynamic transition relation simplification for bounded property checking , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[14] Luca Benini,et al. A survey of Boolean matching techniques for library binding , 1997, TODE.
[15] Victor N. Kravets,et al. Constructive library-aware synthesis using symmetries , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).
[16] Reiner Kolla,et al. Boolean matching for large libraries , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[17] Feng Lu,et al. A Signal Correlation Guided ATPG solver and its applications for solving difficult industrial cases , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[18] Kwang-Ting Cheng,et al. A circuit SAT solver with signal correlation guided learning , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[19] Malgorzata Marek-Sadowska,et al. Who are the alternative wires in your neighborhood? (alternative wires identification without search) , 2001, GLSVLSI '01.
[20] Alan Mishchenko,et al. A new-enhanced constructive decomposition and mapping algorithm , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).