Performance modeling of reconfigurable distributed systems based on the opensparc FPGA board and the SIRC communication framework

In this paper we present a model for predicting performance of a distributed, reconfigurable computing cluster using commodity parts, specifically the Digilent OpenSPARC development board, and the SIRC Framework, developed by Microsoft Research. The goal of this work is to assist in determining the feasibility of deploying a similar system for a given problem. This work is aimed a low-budget and introductory projects that wish to leverage commodity hardware. This paper also provides experimental results for a reconfigurable, distributed system simulating various loading configurations.

[1]  Mandar Deshpande.  FPGA Implementation & Acceleration of Building blocks for Biologically Inspired Computational Models , 2011 .

[2]  Wayne Luk,et al.  Convex models for accelerating applications on FPGA-based clusters , 2010, 2010 International Conference on Field-Programmable Technology.

[3]  Satoru Yamamoto,et al.  Scalability analysis of tightly-coupled FPGA-cluster for lattice Boltzmann computation , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[4]  J. Castillo,et al.  Hardware accelerated montecarlo financial simulation over low cost FPGA cluster , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.

[5]  U. Ruckert,et al.  Using a reconfigurable compute cluster for the acceleration of neural networks , 2009, 2009 International Conference on Field-Programmable Technology.

[6]  M.A. Haron,et al.  Optimization of DNA Sequences Data to Accelerate DNA Sequence Alignment on FPGA , 2010, 2010 Fourth Asia International Conference on Mathematical/Analytical Modelling and Computer Simulation.

[7]  Ken Eguro,et al.  SIRC: An Extensible Reconfigurable Computing Communication API , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[8]  Marcin Lukowiak,et al.  Flexible framework for commodity FPGA cluster computing , 2009, 2009 International Conference on Field-Programmable Technology.

[9]  Wayne Luk,et al.  Cube: A 512-FPGA cluster , 2009, 2009 5th Southern Conference on Programmable Logic (SPL).

[10]  Neil W. Bergmann,et al.  An FPGA network architecture for accelerating 3DES - CBC , 2005, International Conference on Field Programmable Logic and Applications, 2005..