26.3 An 800MS/S 10b/13b receiver for 10GBASE-T Ethernet in 28nm CMOS
暂无分享,去创建一个
Han Yan | Sijia Wang | Jan Mulder | Jan R. Westra | Davide Vecchi | Christopher M. Ward | Nitz Saputra | Klaas Bult | Jiansong Wan | Qiongna Zhang | Yi Ke | Jeff Riley | Mattia Introini | Stefano Bozzola | Mark Core
[1] Ramin Shirani,et al. A 48-Port FCC-Compliant 10GBASE-T Transmitter With Mixed-Mode Adaptive Echo Canceller , 2012, IEEE Journal of Solid-State Circuits.
[2] Wan Kim,et al. A Replica-Driving Technique for High Performance SC Circuits and Pipelined ADC Design , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] Jan Mulder,et al. 8.5 A sub-1.75W full-duplex 10GBASE-T transceiver in 40nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).