A Systematic Approach to Clock Failure Detection

Many of today's chips comprise multiple clock domains and some even have multiple clock sources. This makes supervision of the correct operation of a clock increasingly important. Rather than promoting a specific approach for clock failure detection, this paper tries to provide a systematic overview of the available options. To this end, requirements and principles are identified and discussed first, and then related implementations are shown. These are partly revisiting existing solutions from the literature that are put into the context, and partly constituting novel solutions. The implementations are evaluated according to several criteria, like detection latency, implementation efforts, and, most notably, potential for metastability issues. The purpose of the paper is to give the designer a guideline, showing which techniques are available, along with a critical assessment that shall help in making the appropriate choice for a given application.

[1]  Andreas Steininger,et al.  A versatile and reliable glitch filter for clocks , 2015, 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[2]  Thomas Polzer,et al.  SET propagation in micropipelines , 2013, 2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[3]  Leonard R. Marino,et al.  General theory of metastable operation , 1981, IEEE Transactions on Computers.

[4]  Stéphane Meillére,et al.  A simple clock-fault detection analog circuit for high-speed crystal oscillators , 2015, 2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO).

[5]  Chen Keming,et al.  A novel clock-fault detection and self-recovery circuit based on time-to-voltage converter , 2008, 2008 International Conference on Communications, Circuits and Systems.

[6]  Jeonghun Cho,et al.  On-chip glitch-free backup clock changer with noise canceller and edge detector for safety MCU clock system , 2015, 2015 IEEE 4th Global Conference on Consumer Electronics (GCCE).

[7]  Jae Sung Lee,et al.  Time-to-Digital Converter Using a Tuned-Delay Line Evaluated in 28-, 40-, and 45-nm FPGAs , 2016, IEEE Transactions on Instrumentation and Measurement.

[8]  Changhong Yu.  A Clock Fault Detection Circuit for Reliable High Speed System by Time-to-Voltage Conversion , 2009, 2009 Second International Symposium on Electronic Commerce and Security.

[9]  Changhong Yu.  A Novel Clock-Fault Detection and Self-Recovery Circuit for Reliable Nanoelectronics System , 2009, 2009 International Workshop on Intelligent Systems and Applications.

[10]  Jie Chen,et al.  A clock-fault tolerant architecture and circuit for reliable nanoelectronics system , 2007, 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era.

[11]  Jeonghun Cho,et al.  Automatic On-Chip Glitch-Free Backup Clock Changing Method for MCU Clock Failure Protection in Unsafe I/O Pin Noisy Environment , 2015 .