A consistent physical framework for N and P BTI in HKMG MOSFETs

A common framework of trap generation and trapping is used to explain Negative Bias Temperature Instability (NBTI) and Positive Bias Temperature Instability (PBTI) DC and AC stress/recovery data. NBTI is explained using trap generation in Si/SiON (IL) interface and SiON (IL) bulk, together with hole trapping in pre-existing bulk SiON (IL) traps. Interface trap generation and recovery can be fully explained using Reaction-Diffusion (RD) model. PBTI is explained using trap generation in SiON (IL)/HK interface and HK bulk, together with electron trapping in pre-existing bulk HK traps. Important similarities as well as differences between N and P BTI are highlighted.

[1]  Mark Y. Liu,et al.  Reliability characterization of 32nm high-K and Metal-Gate logic transistor technology , 2010, 2010 IEEE International Reliability Physics Symposium.

[2]  T. Grasser,et al.  Understanding and modeling AC BTI , 2011, 2011 International Reliability Physics Symposium.

[3]  S. Mahapatra,et al.  Development of a Novel Ultrafast Direct Threshold Voltage $(\hbox{UF-DV}_{T})$ Technique to Study NBTI Stress and Recovery , 2011, IEEE Transactions on Electron Devices.

[4]  Andreas Kerber,et al.  Stress-induced leakage current and defect generation in nFETs with HfO2/TiN gate stacks during positive-bias temperature stress , 2009, 2009 IEEE International Reliability Physics Symposium.

[5]  Sangwoo Pae,et al.  Frequency and recovery effects in high-κ BTI degradation , 2009, 2009 IEEE International Reliability Physics Symposium.

[6]  E. Cartier,et al.  Reliability Challenges for CMOS Technology Qualifications With Hafnium Oxide/Titanium Nitride Gate Stacks , 2009, IEEE Transactions on Device and Materials Reliability.

[7]  K. Ahmed,et al.  The Impact of Nitrogen Engineering in Silicon Oxynitride Gate Dielectric on Negative-Bias Temperature Instability of p-MOSFETs: A Study by Ultrafast On-The-Fly $I_{\rm DLIN}$ Technique , 2008, IEEE Transactions on Electron Devices.

[8]  K. Ahmed,et al.  On the Physical Mechanism of NBTI in Silicon Oxynitride p-MOSFETs: Can Differences in Insulator Processing Conditions Resolve the Interface Trap Generation versus Hole Trapping Controversy? , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[9]  K. Ahmed,et al.  Material Dependence of NBTI Physical Mechanism in Silicon Oxynitride (SiON) p-MOSFETs: A Comprehensive Study by Ultra-Fast On-The-Fly (UF-OTF) IDLIN Technique , 2007, 2007 IEEE International Electron Devices Meeting.

[10]  B. Kaczer,et al.  An energy-level perspective of bias temperature instability , 2008, 2008 IEEE International Reliability Physics Symposium.

[11]  M.A. Alam,et al.  Mobility degradation due to interface traps in plasma oxynitride PMOS devices , 2008, 2008 IEEE International Reliability Physics Symposium.

[12]  S. Mahapatra,et al.  Recent Issues in Negative-Bias Temperature Instability: Initial Degradation, Field Dependence of Interface Trap Generation, Hole Trapping Effects, and Relaxation , 2007, IEEE Transactions on Electron Devices.

[13]  G. Groeseneken,et al.  A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[14]  Gennadi Bersuker,et al.  Applications of DCIV method to NBTI characterization , 2007, Microelectron. Reliab..

[15]  K. Wu,et al.  A new finding on NBTI lifetime model and an investigation on NBTI degradation characteristic for 1.2nm ultra thin oxide [MOSFETs] , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[16]  S. Deora,et al.  A critical re-evaluation of the usefulness of R-D framework in predicting NBTI stress and recovery , 2011, 2011 International Reliability Physics Symposium.

[17]  A. Haggag,et al.  Understanding SRAM High-Temperature-Operating-Life NBTI: Statistics and Permanent vs Recoverable Damage , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[18]  S. Demuynck,et al.  AC NBTI studied in the 1 Hz -- 2 GHz range on dedicated on-chip CMOS circuits , 2006, 2006 International Electron Devices Meeting.

[19]  Hyungcheol Shin,et al.  Characterization of oxide traps leading to RTN in high-k and metal gate MOSFETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[20]  B. Kaczer,et al.  Analytic modeling of the bias temperature instability using capture/emission time maps , 2011, 2011 International Electron Devices Meeting.

[21]  T. Grasser,et al.  The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.

[22]  D. Varghese,et al.  Multi-probe experimental and 'bottom-up' computational analysis of correlated defect generation in modern nanoscale transistors , 2009 .

[23]  G. Dewey,et al.  BTI reliability of 45 nm high-K + metal-gate process technology , 2008, 2008 IEEE International Reliability Physics Symposium.

[24]  A multi-probe correlated bulk defect characterization scheme for ultra-thin high-к dielectric , 2010, 2010 IEEE International Reliability Physics Symposium.

[25]  N. Mielke,et al.  Universal recovery behavior of negative bias temperature instability [PMOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[26]  E. Cartier,et al.  PBTI relaxation dynamics after AC vs. DC stress in high-k/metal gate stacks , 2010, 2010 IEEE International Reliability Physics Symposium.

[27]  V. Huard.  Two independent components modeling for Negative Bias Temperature Instability , 2010, 2010 IEEE International Reliability Physics Symposium.

[28]  S. Deora,et al.  A Common Framework of NBTI Generation and Recovery in Plasma-Nitrided SiON p-MOSFETs , 2009, IEEE Electron Device Letters.

[29]  S. Mahapatra,et al.  Gate Leakage vs. NBTI in Plasma Nitrided Oxides: Characterization, Physical Principles, and Optimization , 2006, 2006 International Electron Devices Meeting.