Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited
暂无分享,去创建一个
[1] Alexandre Yakovlev,et al. Benefits of asynchronous control for analog electronics: Multiphase buck case study , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.
[2] Joel R. Phillips,et al. First steps towards SAT-based formal analog verification , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.
[3] Luan Viet Nguyen,et al. Benchmark: DC-to-DC Switched-Mode Power Converters (Buck Converters, Boost Converters, and Buck-Boost Converters) , 2014, ARCH@CPSWeek.
[4] Satish Batchu. Automatic extraction of behavioral models from simulations of analog/mixed-signal (AMS) circuits , 2011 .
[5] Alexandre Yakovlev,et al. WAITX: An Arbiter for Non-persistent Signals , 2017, 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).
[6] Alexandre Yakovlev,et al. Towards asynchronous A-D conversion , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[7] ByongChan Lim,et al. Digital Analog Design: Enabling Mixed-Signal System Validation , 2015, IEEE Design & Test.
[8] Alexandre Yakovlev,et al. Design and Verification of Speed-Independent Multiphase Buck Controller , 2015, 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems.
[9] Stefan Kowalewski,et al. Networked Cooperative Platoon of Vehicles for Testing Methods and Verification Tools , 2014, ARCH@CPSWeek.
[10] Christoph Grimm,et al. Semi-symbolic modeling and simulation of circuits and systems , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[11] Steven M. Nowick,et al. Asynchronous Design—Part 2: Systems and Methodologies , 2015, IEEE Design & Test.
[12] Sofiène Tahar,et al. Formal verification of analog designs using MetiTarski , 2009, 2009 Formal Methods in Computer-Aided Design.
[13] ByongChan Lim,et al. Fortifying analog models with equivalence checking and coverage analysis , 2010, Design Automation Conference.
[14] Dhanashree R. Kulkarni. Improved model generation and property specification for analog/mixed-signal circuits , 2013 .
[15] Suwen Yang,et al. Verifying start-up conditions for a ring oscillator , 2008, GLSVLSI '08.
[16] Luciano Lavagno,et al. Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .
[17] Sofiène Tahar,et al. Formal verification of analog circuits in the presence of noise and process variation , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[18] Chris J. Myers,et al. Design of Mixed-Signal Systems With Asynchronous Control , 2016, IEEE Des. Test.
[19] Luciano Lavagno,et al. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[20] Chris J. Myers,et al. Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[21] Chris J. Myers,et al. A new assertion property language for analog/mixed-signal circuits , 2013, Proceedings of the 2013 Forum on specification and Design Languages (FDL).
[22] Victor Khomenko,et al. Workcraft : Ten Years Later , 2016 .
[23] Alexandre Yakovlev,et al. Compositional design of asynchronous circuits from behavioural concepts , 2015, 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE).
[24] Ioannis Syranidis,et al. State Space Characterisation Under Parameter Variations and Application to Bifurcation Based Voltage Sensing , 2014 .
[25] Jochen Eisinger,et al. Formal Verification of an Arbiter Circuit , 2010, 2010 IEEE Symposium on Asynchronous Circuits and Systems.
[26] D. J. Kinniment. Synchronization and Arbitration in Digital Systems , 2008 .
[27] Chris J. Myers,et al. Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[28] Matthias Althoff,et al. Formal verification of phase-locked loops using reachability analysis and continuization , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[29] Mark R. Greenstreet,et al. Circuit Level Verification of a High-Speed Toggle , 2007, Formal Methods in Computer Aided Design (FMCAD'07).
[30] Harry Foster,et al. Applied Formal Verification , 2005 .
[31] Antoine Girard,et al. Reachability Analysis of Hybrid Systems Using Support Functions , 2009, CAV.
[32] Michal Tadeusiewicz,et al. A Method for Finding Multiple DC Operating Points of Short Channel CMOS Circuits , 2013, Circuits Syst. Signal Process..
[33] Antoine Girard,et al. SpaceEx: Scalable Verification of Hybrid Systems , 2011, CAV.
[34] Alexandre Yakovlev,et al. Self-timed control of two-phase switched capacitor converters , 2016, 2016 IEEE International Conference on the Science of Electrical Engineering (ICSEE).
[35] Alexandre Yakovlev,et al. Asynchronous design for new on-chip wide dynamic range power electronics , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[36] Lars Hedrich,et al. Improving verification coverage of analog circuit blocks by state space-guided transient simulation , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[37] Alexandre Yakovlev,et al. Advances in asynchronous logic: From principles to GALS & NoC, recent industry applications, and commercial CAD tools , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[38] Mark Zwolinski,et al. Using evolutionary and hybrid algorithms for DC operating point analysis of nonlinear circuits , 2002, Proceedings of the 2002 Congress on Evolutionary Computation. CEC'02 (Cat. No.02TH8600).
[39] Sofiène Tahar,et al. Formal verification of analog and mixed signal designs: A survey , 2008, Microelectron. J..
[40] Victor Khomenko,et al. A Usable Reachability Analyser , 2009 .
[41] Yan Peng,et al. Integrating SMT with Theorem Proving for Analog/Mixed-Signal Circuit Verification , 2015, NFM.
[42] Ian M. Mitchell,et al. DC Operating Point Analysis – A Formal Approach , 2009 .
[43] Chris J. Myers,et al. LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).
[44] Chris J. Myers,et al. Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces , 2010, Int. J. Found. Comput. Sci..
[45] Christoph Grimm,et al. Formal verification of mixed-signal designs using extended affine arithmetic , 2016, 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).